Texas Instruments Datasheets for Logic Gates
Logic gates are electronic circuits that combine digital signals according to boolean algebra.
Logic Gates: Learn more
| Product Name | Notes |
|---|---|
| 1 LVTTL:4 LVDS Clock Fanout Buffer 16-SOIC -40 to 85 | |
| 1 LVTTL:4 LVDS Clock Fanout Buffer 16-TSSOP -40 to 85 | |
| 12-Input Positive-NAND Gates With 3-State Outputs 16-CDIP -55 to 125 | |
| 13-Input Positive-NAND Gates 16-CDIP -55 to 125 | |
| 13-Input Positive-NAND Gates 20-LCCC -55 to 125 | |
| 1:16 LVDS Clock Fanout Buffer 64-TSSOP -40 to 85 | |
| 1:4 LVDS Clock Fanout Buffer 16-SOIC -40 to 85 | |
| 1:4 LVDS Clock Fanout Buffer 16-TSSOP -40 to 85 | |
| 1:8 LVDS Clock Fanout Buffer 38-TSSOP -40 to 85 | |
| 3-GHz, 10-Output Differential Fanout Buffer / Level Translator 48-WQFN -40 to 85 | |
| 3.1-GHz Differential Clock Buffer/Level Translator 32-WQFN -40 to 85 | |
| 3.1-GHz Differential Clock Buffer/Level Translator 36-WQFN -40 to 85 | |
| 3.1-GHz Differential Clock Buffer/Level Translator 40-WQFN -40 to 85 | |
| 4-2-3-2 Input AND-OR-invert Gates 14-CDIP -55 to 125 | |
| 4-2-3-2 Input AND-OR-invert Gates 14-CFP -55 to 125 | |
| 4-Wide AND-OR-invert Gates 14-CDIP -55 to 125 | |
| 40 MHz Dual Clock Buffer 8-WSON -40 to 85 | |
| 50 Ohm Line Drivers 14-PDIP 0 to 70 | |
| 50 Ohm Line Drivers 14-SO 0 to 70 | |
| 50 Ohm Line Drivers 14-SOIC 0 to 70 | |
| 75 MHz Dual Clock Buffer 8-DSBGA | |
| 75 MHz Dual Clock Buffer 8-WSON -40 to 85 | |
| 8-Input Positive-NAND Gates 14-CDIP -55 to 125 | |
| 8-Input Positive-NAND Gates 14-CFP -55 to 125 | |
| 8-Input Positive-NAND Gates 20-LCCC -55 to 125 | |
| AND-OR-invert Gates 14-CDIP -55 to 125 | |
| AND-OR-invert Gates 14-CFP -55 to 125 | |
| AND-OR-invert Gates 20-LCCC -55 to 125 | |
| Automotive Catalog Quadruple 2-Input Positive-AND Gates 14-SOIC -40 to 125 | |
| Automotive Catalog Quadruple 2-Input Positive-AND Gates 14-TSSOP -40 to 125 | |
| Automotive Catalog Quadruple 2-Input Positive-NAND Gates 14-SOIC -40 to 105 | |
| Automotive Catalog Triple 3-Input Positive-AND Gates 14-SOIC -40 to 85 | |
| Automotive Catalog Triple 3-Input Positive-AND Gates 14-TSSOP -40 to 85 | |
| Automotive Catalog Triple 3-Input Positive-NAND Gates 14-TSSOP -40 to 125 | |
| CMOS Dual 4-Input AND Gate 14-CDIP -55 to 125 | |
| CMOS Dual 4-Input NAND Gate 14-CDIP -55 to 125 | |
| CMOS Quad 2-Input AND Gate 14-CDIP -55 to 125 | |
| CMOS Quad 2-Input NAND Gate 14-CDIP -55 to 125 | |
| CMOS Quad 2-Input NOR Gate 14-CDIP -55 to 125 | |
| CMOS Quad 2-Input OR Gate 14-CDIP -55 to 125 | |
| CMOS Quad AND/OR Select Gate 16-CDIP -55 to 125 | |
| CMOS Quad Exclusive-OR Gate 14-CDIP -55 to 125 | |
| CMOS Triple 3-Input AND Gate 14-CDIP -55 to 125 | |
| CMOS Triple 3-Input NAND Gate 14-CDIP -55 to 125 | |
| CMOS Triple 3-Input NOR Gate 14-CDIP -55 to 125 | |
| CMOS Triple 3-Input OR Gate 14-CDIP -55 to 125 | |
| Dual 2-Wide 2-Input AND-OR-invert Gates (One Gate Expandable) 14-CDIP -55 to 125 | |
| Dual 4-Input NOR Gates With Strobe 14-CDIP -55 to 125 | |
| Dual 4-Input Positive-AND Gates 14-CDIP -55 to 125 | |
| Dual 4-Input Positive-AND Gates 14-CFP -55 to 125 | |
| Dual 4-Input Positive-AND Gates 20-LCCC -55 to 125 | |
| Dual 4-Input Positive-NAND 50-Ohm Line Drivers 14-CDIP -55 to 125 | |
| Dual 4-Input Positive-NAND 50-Ohm Line Drivers 14-CFP -55 to 125 | |
| Dual 4-Input Positive-NAND Gates 14-CDIP -55 to 125 | |
| Dual 4-Input Positive-NAND Gates 14-CFP -55 to 125 | |
| Dual 4-Input Positive-NAND Gates 20-LCCC -55 to 125 | |
| Dual 4-Input Positive-NOR Gates 14-CDIP -55 to 125 | |
| Dual 4-input Positive-NOR gates 14-PDIP 0 to 70 | |
| Dual 5-input Positive-NOR Gates 14-CDIP -55 to 125 | |
| Dual Channel 52 MHz Clock Tree Driver 8-DSBGA -40 to 85 | |
| Enhanced Product Quadruple 2-Input Positive-And Gates 14-SOIC -40 to 85 | |
| Enhanced Product Quadruple 2-Input Positive-And Gates 14-SOIC -55 to 125 | |
| Enhanced Product Quadruple 2-Input Positive-Or Gates 14-SOIC -55 to 125 | |
| Enhanced Product Triple 3-Input Positive-And Gates 14-TSSOP -40 to 85 | |
| Hex 2-Input And Drivers 20-CDIP -55 to 125 | |
| Hex 2-Input NAND Drivers 20-CDIP -55 to 125 | |
| Hex 2-Input OR Drivers 20-CDIP -55 to 125 | |
| LMK00334 4-Output PCIe Gen1/Gen2/Gen3 Clock Buffer/Level Translator 32-WQFN -40 to 85 | |
| LMK00338 8-Output PCIe Gen1/2/3 Clock Buffer/Level Translator 40-WQFN -40 to 85 | |
| Low Skew, 1-to-4 Multiplexed Differential/LVCMOS- to-LVCMOS/TTL Fanout Buffer 16-TSSOP -40 to 85 | |
| Low Skew, 1-to-5, Differential-to-3.3V LVPECL Fanout Buffer 20-TSSOP -40 to 85 | |
| Quad 2-Input Exclusive-OR Gates With Open-Collector Outputs 14-CDIP -55 to 125 | |
| Quad 2-input positive-NAND buffers with open collector outputs 14-PDIP 0 to 70 | |
| Quad 2-input positive-NAND buffers with open collector outputs 14-SO 0 to 70 | |
| Quad 2-input positive-NAND buffers with open collector outputs 14-SOIC 0 to 70 | |
| Quad 2-input positive-NAND gates 14-PDIP 0 to 70 | |
| Quad 2-input positive-NAND gates 14-SOIC 0 to 70 | |
| Quad 2-input Positive-NOR gates 14-PDIP 0 to 70 | |
| Quad 2-input positive-OR gates 14-PDIP 0 to 70 | |
| Quad Channel 27 MHz Clock Tree Driver with I2C Interface 16-DSBGA -20 to 85 | |
| Quadruple 2-Input Exclusive-NOR Gates With Open-Collector Outputs 14-CDIP -55 to 125 | |
| Quadruple 2-Input Exclusive-OR Gates 14-CDIP -55 to 125 | |
| Quadruple 2-Input Exclusive-OR Gates 14-CFP -55 to 125 | |
| Quadruple 2-Input Exclusive-OR Gates 14-PDIP -40 to 85 | |
| Quadruple 2-Input Exclusive-OR Gates 14-SO -40 to 85 | |
| Quadruple 2-Input Exclusive-OR Gates 14-SOIC -40 to 85 | |
| Quadruple 2-Input Exclusive-OR Gates 14-SSOP -40 to 85 | |
| Quadruple 2-Input Exclusive-OR Gates 14-TSSOP -40 to 85 | |
| Quadruple 2-Input Exclusive-OR Gates 20-LCCC -55 to 125 | |
| Quadruple 2-Input High-Voltage Interface Positive-NAND Gates 14-CDIP -55 to 125 | |
| Quadruple 2-Input High-Voltage Interface Positive-NAND Gates 14-CFP -55 to 125 | |
| Quadruple 2-Input High-Voltage Interface Positive-NAND Gates 20-LCCC -55 to 125 | |
| Quadruple 2-Input Positive-AND Gates 14-CDIP -55 to 125 | |
| Quadruple 2-Input Positive-AND Gates 14-CFP -55 to 125 | |
| Quadruple 2-Input Positive-AND Gates 14-PDIP -40 to 85 | |
| Quadruple 2-Input Positive-AND Gates 14-SO -40 to 85 | |
| Quadruple 2-Input Positive-AND Gates 14-SOIC -40 to 85 | |
| Quadruple 2-Input Positive-AND Gates 14-SSOP -40 to 85 | |
| Quadruple 2-Input Positive-AND Gates 14-TSSOP -40 to 85 | |
| Quadruple 2-Input Positive-AND Gates 20-LCCC -55 to 125 | |
| Quadruple 2-Input Positive-AND Gates With Open-Collector Outputs 14-CDIP -55 to 125 | |
| Quadruple 2-Input Positive-AND Gates, SN54HC08-DIE 0- | |
| Quadruple 2-Input Positive-NAND Buffers 14-CDIP -55 to 125 | |
| Quadruple 2-Input Positive-NAND Buffers With Open-Collector Outp 14-CDIP -55 to 125 | |
| Quadruple 2-Input Positive-NAND Buffers With Open-Collector Outp 14-CFP -55 to 125 | |
| Quadruple 2-Input Positive-NAND Buffers With Open-Collector Outp 20-LCCC -55 to 125 | |
| Quadruple 2-Input Positive-NAND Gates 14-CDIP -55 to 125 | |
| Quadruple 2-Input Positive-NAND Gates 14-CFP -55 to 125 | |
| Quadruple 2-Input Positive-NAND Gates 14-PDIP -40 to 85 | |
| Quadruple 2-Input Positive-NAND Gates 14-SO -40 to 85 | |
| Quadruple 2-Input Positive-NAND Gates 14-SOIC -40 to 85 | |
| Quadruple 2-Input Positive-NAND Gates 14-SSOP -40 to 85 | |
| Quadruple 2-Input Positive-NAND Gates 14-TSSOP -40 to 85 | |
| Quadruple 2-Input Positive-NAND Gates 20-LCCC -55 to 125 | |
| Quadruple 2-Input Positive-NAND Gates With Open-Collector Output 14-CDIP -55 to 125 | |
| Quadruple 2-Input Positive-NAND Gates With Open-Drain Outputs 14-CDIP -55 to 125 | |
| Quadruple 2-Input Positive-NAND Schmitt Triggers 14-CDIP -55 to 125 | |
| Quadruple 2-Input Positive-NOR Buffers 14-CDIP -55 to 125 | |
| Quadruple 2-Input Positive-NOR Buffers 20-LCCC -55 to 125 | |
| Quadruple 2-Input Positive-NOR Buffers With Open-Colector Outputs 14-CDIP -55 to 125 | |
| Quadruple 2-Input Positive-NOR Buffers With Open-Collector 14-CDIP -55 to 125 | |
| Quadruple 2-Input Positive-NOR Gates 0- | |
| Quadruple 2-Input Positive-NOR Gates 14-CDIP -55 to 125 | |
| Quadruple 2-Input Positive-NOR Gates 14-CFP -55 to 125 | |
| Quadruple 2-Input Positive-NOR Gates 20-LCCC -55 to 125 | |
| Quadruple 2-Input Positive-OR Gates 14-CDIP -55 to 125 | |
| Quadruple 2-Input Positive-OR Gates 14-CFP -55 to 125 | |
| Quadruple 2-Input Positive-OR Gates 14-PDIP -40 to 85 | |
| Quadruple 2-Input Positive-OR Gates 14-SO -40 to 85 | |
| Quadruple 2-Input Positive-OR Gates 14-SOIC -40 to 85 | |
| Quadruple 2-Input Positive-OR Gates 14-SSOP -40 to 85 | |
| Quadruple 2-Input Positive-OR Gates 14-TSSOP -40 to 85 | |
| Quadruple 2-Input Positive-OR Gates 20-LCCC -55 to 125 | |
| Quadruple Positive-NAND Gates With Schmitt-trigger Inputs 14-CDIP -55 to 125 | |
| RadTolerant Class V, Quadruple 2-Input Positive-NAND Gate 0- | |
| SN54HC00-DIE QUADRUPLE 2-INPUT POSITIVE-NAND GATE 0- 25 Only | |
| SN54HC132-DIE Quadruple Positive-NAND Gates with Schmitt-Trigger Inputs 0- 25 Only | |
| Triple 3-Input Positive-AND Gates 14-CDIP -55 to 125 | |
| Triple 3-Input Positive-AND Gates 14-CFP -55 to 125 | |
| Triple 3-Input Positive-AND Gates 14-PDIP -40 to 85 | |
| Triple 3-Input Positive-AND Gates 14-SOIC -40 to 85 | |
| Triple 3-Input Positive-AND Gates 14-SSOP -40 to 85 | |
| Triple 3-Input Positive-AND Gates 14-TSSOP -40 to 85 | |
| Triple 3-Input Positive-AND Gates 20-LCCC -55 to 125 | |
| Triple 3-Input Positive-NAND Gates 14-CDIP -55 to 125 | |
| Triple 3-Input Positive-NAND Gates 14-CFP -55 to 125 | |
| Triple 3-Input Positive-NAND Gates 14-PDIP -40 to 85 | |
| Triple 3-Input Positive-NAND Gates 14-SO -40 to 85 | |
| Triple 3-Input Positive-NAND Gates 14-SOIC -40 to 85 | |
| Triple 3-Input Positive-NAND Gates 14-SSOP -40 to 85 | |
| Triple 3-Input Positive-NAND Gates 14-TSSOP -40 to 85 | |
| Triple 3-Input Positive-NAND Gates 20-LCCC -55 to 125 | |
| Triple 3-Input Positive-NOR Gates 14-CDIP -55 to 125 | |
| Triple 3-Input Positive-NOR Gates 14-CFP -55 to 125 | |
| Triple 3-Input Positive-NOR Gates 20-LCCC -55 to 125 | |
| Ultra-low Jitter LVCMOS Fanout Buffer/Level Translator with Universal Input 24-WQFN -40 to 85 | |
| Ultra-low Jitter LVCMOS Fanout Buffer/Level Translator with Universal Input 32-WQFN -40 to 85 |
| << Prev | Next >> |