Nexperia B.V. Dual D-type flip-flop with set and reset; positive-edge trigger 74AHCT74BQ,115

Request a Quote Datasheet

Suppliers

Company
Product
Description
Supplier Links
Dual D-type flip-flop with set and reset; positive-edge trigger - 74AHCT74BQ,115 - Nexperia B.V.
Nijmegen, Netherlands
Dual D-type flip-flop with set and reset; positive-edge trigger
74AHCT74BQ,115
Dual D-type flip-flop with set and reset; positive-edge trigger 74AHCT74BQ,115
The 74AHC74; 74AHCT74 is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A. The 74AHC74; 74AHCT74 is a dual positive-edge triggered, D-type flip-flop with individual data inputs (D), clock inputs (CP), set inputs (SD) and reset inputs (RD). It also has complementary outputs (Q and Q). The set and reset are asynchronous active LOW inputs that operate independent of the clock input. Information on the data input is transferred to the Q output on the LOW to HIGH transition of the clock pulse. The data inputs must be stable one set-up time prior to the LOW to HIGH clock transition for predictable operation. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times. Features and benefits Balanced propagation delays All inputs have Schmitt-trigger actions Inputs accept voltages higher than VCC Input levels: For 74AHC74: CMOS level For 74AHCT74: TTL level ESD protection: HBM EIA/JESD22-A114E exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V CDM EIA/JESD22-C101C exceeds 1000 V Multiple package options Specified from -40 °C to +85 °C and from -40 °C to +125 °C

The 74AHC74; 74AHCT74 is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A.

The 74AHC74; 74AHCT74 is a dual positive-edge triggered, D-type flip-flop with individual data inputs (D), clock inputs (CP), set inputs (SD) and reset inputs (RD). It also has complementary outputs (Q and Q).

The set and reset are asynchronous active LOW inputs that operate independent of the clock input. Information on the data input is transferred to the Q output on the LOW to HIGH transition of the clock pulse. The data inputs must be stable one set-up time prior to the LOW to HIGH clock transition for predictable operation.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

Features and benefits

  • Balanced propagation delays
  • All inputs have Schmitt-trigger actions
  • Inputs accept voltages higher than VCC
  • Input levels:
    • For 74AHC74: CMOS level
    • For 74AHCT74: TTL level
  • ESD protection:
    • HBM EIA/JESD22-A114E exceeds 2000 V
    • MM EIA/JESD22-A115-A exceeds 200 V
    • CDM EIA/JESD22-C101C exceeds 1000 V
  • Multiple package options
  • Specified from -40 °C to +85 °C and from -40 °C to +125 °C
Supplier's Site Datasheet
Flip Flops - 1727-74AHCT74BQ,115CT-ND - DigiKey
Thief River Falls, MN, United States
IC FF D-TYPE DUAL 1BIT 14DHVQFN

IC FF D-TYPE DUAL 1BIT 14DHVQFN

Supplier's Site Datasheet
Flip Flops - 1727-74AHCT74BQ,115DKR-ND - DigiKey
Thief River Falls, MN, United States
IC FF D-TYPE DUAL 1BIT 14DHVQFN

IC FF D-TYPE DUAL 1BIT 14DHVQFN

Supplier's Site Datasheet
Flip Flops - 1727-74AHCT74BQ,115TR-ND - DigiKey
Thief River Falls, MN, United States
IC FF D-TYPE DUAL 1BIT 14DHVQFN

IC FF D-TYPE DUAL 1BIT 14DHVQFN

Supplier's Site Datasheet
Logic - Flip Flops - 74AHCT74BQ,115 - Lingto Electronic Limited
Shenzhen, China
Logic - Flip Flops
74AHCT74BQ,115
Logic - Flip Flops 74AHCT74BQ,115
IC FF D-TYPE DUAL 1BIT 14DHVQFN

IC FF D-TYPE DUAL 1BIT 14DHVQFN

Supplier's Site Datasheet
 - 74AHCT74BQ,115 - Rochester Electronics
Newburyport, MA, United States
74AHCT74 - Dual D-type flip-flop with set and reset; positive-edge trigger

74AHCT74 - Dual D-type flip-flop with set and reset; positive-edge trigger

Supplier's Site Datasheet

Technical Specifications

  Nexperia B.V. DigiKey Lingto Electronic Limited Rochester Electronics
Product Category Flip-Flops Flip-Flops Flip-Flops Flip-Flops
Product Number 74AHCT74BQ,115 1727-74AHCT74BQ,115CT-ND 74AHCT74BQ,115 74AHCT74BQ,115
Product Name Dual D-type flip-flop with set and reset; positive-edge trigger Flip Flops Logic - Flip Flops
Flip-Flop Type D D
Triggering Positive-edge Triggered Positive-edge Triggered Positive-edge Triggered
Supply Voltage 5V; 4.5 - 5.5 4.5V ~ 5.5V
Features ESD Protection
Propagation Delay 3.3 ns 8.8 ns
Unlock Full Specs
to access all available technical data

Similar Products

Octal D-type flip-flop with data enable; positive-edge trigger - 74HC377D-Q100J - Nexperia B.V.
Specs
Flip-Flop Type D
Triggering Positive-edge Triggered
Supply Voltage 2.5V; 3V; 3.3V; 3.6V; 5V; 2.0 - 6.0
View Details
3 suppliers
Low-power D-type flip-flop; positive-edge trigger - 74AUP1G80GM,115 - Nexperia B.V.
Specs
Flip-Flop Type D
Triggering Positive-edge Triggered
Supply Voltage 0.8 - 3.6
View Details
4 suppliers
Dual D-type flip-flop with set and reset; positive-edge trigger - 74AHCT74D-Q100J - Nexperia B.V.
Specs
Flip-Flop Type D
Triggering Positive-edge Triggered
Supply Voltage 5V; 4.5 - 5.5
View Details
4 suppliers
Low-power D-type flip-flop; positive-edge trigger - 74AUP1G80GW,125 - Nexperia B.V.
Specs
Flip-Flop Type D
Triggering Positive-edge Triggered
Supply Voltage 0.8 - 3.6
View Details
5 suppliers