Integrated Device Technology 8:1 Differential-to-LVDS Clock Multiplexer 854S058AGILFT

Description
The 854S058I is an 8:1 Differential-to- LVDS Clock Multiplexer which can operate up to 2.5GHz. The 854S058I has 8 selectable differential clock inputs. The PCLK , nPCLK input pairs can accept LVPECL , LVDS or SSTL levels. The fully differential architecture and low propagation delay make it ideal for use in clock distribution circuits. The select pins have internal pulldown resistors. The SEL2 pin is the most significant bit and the binary number applied to the select pins will select the same numbered data input (i.e., 000 selects PCLK0 , nPCLK0).
Datasheet
Description
The 854S058I is an 8:1 Differential-to- LVDS Clock Multiplexer which can operate up to 2.5GHz. The 854S058I has 8 selectable differential clock inputs. The PCLK , nPCLK input pairs can accept LVPECL , LVDS or SSTL levels. The fully differential architecture and low propagation delay make it ideal for use in clock distribution circuits. The select pins have internal pulldown resistors. The SEL2 pin is the most significant bit and the binary number applied to the select pins will select the same numbered data input (i.e., 000 selects PCLK0 , nPCLK0).
Datasheet

Suppliers

Company
Product
Description
Supplier Links
8:1 Differential-to-LVDS Clock Multiplexer - 854S058AGILFT - Integrated Device Technology
San Jose, CA, USA
8:1 Differential-to-LVDS Clock Multiplexer
854S058AGILFT
8:1 Differential-to-LVDS Clock Multiplexer 854S058AGILFT
The 854S058I is an 8:1 Differential-to- LVDS Clock Multiplexer which can operate up to 2.5GHz. The 854S058I has 8 selectable differential clock inputs. The PCLK , nPCLK input pairs can accept LVPECL , LVDS or SSTL levels. The fully differential architecture and low propagation delay make it ideal for use in clock distribution circuits. The select pins have internal pulldown resistors. The SEL2 pin is the most significant bit and the binary number applied to the select pins will select the same numbered data input (i.e., 000 selects PCLK0 , nPCLK0).

The 854S058I is an 8:1 Differential-to- LVDS Clock Multiplexer which can operate up to 2.5GHz. The 854S058I has 8 selectable differential clock inputs. The PCLK , nPCLK input pairs can accept LVPECL , LVDS or SSTL levels. The fully differential architecture and low propagation delay make it ideal for use in clock distribution circuits. The select pins have internal pulldown resistors. The SEL2 pin is the most significant bit and the binary number applied to the select pins will select the same numbered data input (i.e., 000 selects PCLK0 , nPCLK0).

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category IC Interfaces
Product Number 854S058AGILFT
Product Name 8:1 Differential-to-LVDS Clock Multiplexer
Technology LVDS
Unlock Full Specs
to access all available technical data

Similar Products

RF Front End (LNA + PA) - 2312-QPF4288ASRTR-ND - DigiKey
Specs
Device Type Front End
Package Type 24-VFQFN Exposed Pad
Pins 24 #
View Details
 - A4931METTR-T - Rochester Electronics
Allegro MicroSystems Inc.
Specs
Features RoHS
View Details
Integrated Circuits (ICs) - Interface - Modems - ICs and Modules - SI3014-C-FS - Shenzhen Shengyu Electronics Technology Limited
Specs
Device Type Sensor Interface
Supply Voltage 5V; Other
Package Type SOIC
View Details
3 suppliers
AM26LS33AM Quadruple Differential Line Receiver - 5962-7802004MFA - Texas Instruments
Specs
Device Type Receiver
# of Tx 0 #
# of Rx 4 #
View Details