Integrated Device Technology 8:1 Differential-to-LVDS Clock Multiplexer 854S058AGILFT

Description
The 854S058I is an 8:1 Differential-to- LVDS Clock Multiplexer which can operate up to 2.5GHz. The 854S058I has 8 selectable differential clock inputs. The PCLK , nPCLK input pairs can accept LVPECL , LVDS or SSTL levels. The fully differential architecture and low propagation delay make it ideal for use in clock distribution circuits. The select pins have internal pulldown resistors. The SEL2 pin is the most significant bit and the binary number applied to the select pins will select the same numbered data input (i.e., 000 selects PCLK0 , nPCLK0).
Datasheet
Description
The 854S058I is an 8:1 Differential-to- LVDS Clock Multiplexer which can operate up to 2.5GHz. The 854S058I has 8 selectable differential clock inputs. The PCLK , nPCLK input pairs can accept LVPECL , LVDS or SSTL levels. The fully differential architecture and low propagation delay make it ideal for use in clock distribution circuits. The select pins have internal pulldown resistors. The SEL2 pin is the most significant bit and the binary number applied to the select pins will select the same numbered data input (i.e., 000 selects PCLK0 , nPCLK0).
Datasheet

Suppliers

Company
Product
Description
Supplier Links
8:1 Differential-to-LVDS Clock Multiplexer - 854S058AGILFT - Integrated Device Technology
San Jose, CA, USA
8:1 Differential-to-LVDS Clock Multiplexer
854S058AGILFT
8:1 Differential-to-LVDS Clock Multiplexer 854S058AGILFT
The 854S058I is an 8:1 Differential-to- LVDS Clock Multiplexer which can operate up to 2.5GHz. The 854S058I has 8 selectable differential clock inputs. The PCLK , nPCLK input pairs can accept LVPECL , LVDS or SSTL levels. The fully differential architecture and low propagation delay make it ideal for use in clock distribution circuits. The select pins have internal pulldown resistors. The SEL2 pin is the most significant bit and the binary number applied to the select pins will select the same numbered data input (i.e., 000 selects PCLK0 , nPCLK0).

The 854S058I is an 8:1 Differential-to- LVDS Clock Multiplexer which can operate up to 2.5GHz. The 854S058I has 8 selectable differential clock inputs. The PCLK , nPCLK input pairs can accept LVPECL , LVDS or SSTL levels. The fully differential architecture and low propagation delay make it ideal for use in clock distribution circuits. The select pins have internal pulldown resistors. The SEL2 pin is the most significant bit and the binary number applied to the select pins will select the same numbered data input (i.e., 000 selects PCLK0 , nPCLK0).

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category IC Interfaces
Product Number 854S058AGILFT
Product Name 8:1 Differential-to-LVDS Clock Multiplexer
Technology LVDS
Unlock Full Specs
to access all available technical data

Similar Products

RF Front End (LNA + PA) - 2312-QM55003SRTR-ND - DigiKey
Specs
Device Type Front End
Package Type 20-WFQFN Exposed Pad
Pins 20 #
View Details
Distance and angle measurement - Incremental Encoder Interface - 750-631/000-004 - WAGO
Specs
Device Type Sensor Interface
Operating Temperature 0 to 55 C (32 to 131 F)
View Details
Telecom - SI3202-G-FSR - Quarktwin Technology Ltd.
Skyworks Solutions, Inc.
Specs
Technology SPI; GCI, PCM, SPI
Features RoHS
Supply Voltage Other; 3.13V ~ 5.25V
View Details