Integrated Device Technology Low Skew,1-to-4 Differential/LVCMOS-to-0.7V HCSL Fanout Buffer 85104AGILFT

Description
The 85104I is a low skew, high performance 1-to-4 Differential/ LVCMOS -to-0.7V HCSL Fanout Buffer. The 85104I has two selectable clock inputs. The CLK0 , nCLK0 pair can accept most standard differential input levels. The single-ended CLK1 can accept LVCMOS or LVTTL input levels. The clock enable is internally synchronized to eliminate runt clock pulses on the outputs during asynchronous assertion/deassertio n of the clock enable pin. Guaranteed output and part-to-part skew characteristics make the 85104I ideal for those applications demanding well defined performance and repeatability.
Datasheet
Description
The 85104I is a low skew, high performance 1-to-4 Differential/ LVCMOS -to-0.7V HCSL Fanout Buffer. The 85104I has two selectable clock inputs. The CLK0 , nCLK0 pair can accept most standard differential input levels. The single-ended CLK1 can accept LVCMOS or LVTTL input levels. The clock enable is internally synchronized to eliminate runt clock pulses on the outputs during asynchronous assertion/deassertio n of the clock enable pin. Guaranteed output and part-to-part skew characteristics make the 85104I ideal for those applications demanding well defined performance and repeatability.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
Low Skew,1-to-4 Differential/LVCMOS-to-0.7V HCSL Fanout Buffer - 85104AGILFT - Integrated Device Technology
San Jose, CA, USA
Low Skew,1-to-4 Differential/LVCMOS-to-0.7V HCSL Fanout Buffer
85104AGILFT
Low Skew,1-to-4 Differential/LVCMOS-to-0.7V HCSL Fanout Buffer 85104AGILFT
The 85104I is a low skew, high performance 1-to-4 Differential/ LVCMOS -to-0.7V HCSL Fanout Buffer. The 85104I has two selectable clock inputs. The CLK0 , nCLK0 pair can accept most standard differential input levels. The single-ended CLK1 can accept LVCMOS or LVTTL input levels. The clock enable is internally synchronized to eliminate runt clock pulses on the outputs during asynchronous assertion/deassertio n of the clock enable pin. Guaranteed output and part-to-part skew characteristics make the 85104I ideal for those applications demanding well defined performance and repeatability.

The 85104I is a low skew, high performance 1-to-4 Differential/ LVCMOS -to-0.7V HCSL Fanout Buffer. The 85104I has two selectable clock inputs. The CLK0 , nCLK0 pair can accept most standard differential input levels. The single-ended CLK1 can accept LVCMOS or LVTTL input levels. The clock enable is internally synchronized to eliminate runt clock pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin. Guaranteed output and part-to-part skew characteristics make the 85104I ideal for those applications demanding well defined performance and repeatability.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category IC Interfaces
Product Number 85104AGILFT
Product Name Low Skew,1-to-4 Differential/LVCMOS-to-0.7V HCSL Fanout Buffer
Technology CMOS
Device Type Buffer
Supply Voltage 3.3V
Unlock Full Specs
to access all available technical data

Similar Products

RF Front End (LNA + PA) - 2312-QPF4550TR13TR-ND - DigiKey
Specs
Device Type Front End
Package Type 16-QFN
Pins 16 #
View Details
RF and mmW Front End Module - SE2431L-R - Richardson RFPD
Specs
Device Type Front End
Supply Voltage 3.6V; Other; 3.6
Package Type QFNL; QFN
View Details
3 suppliers
DS96F172MQML EIA-485/EIA-422 Quad Differential Drivers - 5962-9076501MEA - Texas Instruments
Specs
Device Type DS96F172MQML EIA-485/EIA-422 Quad Differential Drivers
Supply Voltage 5V
# of Tx 1 #
View Details