Integrated Device Technology Dual VCXO W/3.3V,2.5V LVPECL FemtoClock PLL 813001AGILFT

Description
The 813001I is a dual VCXO + FemtoClock® Multiplier designed for use in Discrete PLL loops. Two selectable external VCXO crystals allow the device to be used in multi-rate applications, where a given line card can be switched, for example, between 1Gb Ethernet (125MHz system reference clock) and 1Gb Fibre Channel (106.25MHz system reference clock) modes. Of course, a multitude of other applications are also possible such as switching between 74.25MHz and 74.175824MHz for HDTV , switching between SONET , FEC and non FEC rates, etc. The 813001I is a two stage device – a VCXO followed by a FemtoClock PLL . The FemtoClock PLL can multiply the crystal frequency of the VCXO to provide an output frequency range of 40.83MHz to 640MHz, with a random rms phase jitter of less than 1ps (12kHz – 20MHz). This phase jitter performance meets the requirements of 1Gb/ 10Gb Ethernet, 1Gb, 2Gb, 4Gb and 10Gb Fibre Channel, and SONET up to OC48 . The FemtoClock PLL can also be bypassed if frequency multiplication is not required. For testing/debug purposes, de-assertion of the output enable pin will place both Q and nQ in a high impedance state.
Datasheet
Description
The 813001I is a dual VCXO + FemtoClock® Multiplier designed for use in Discrete PLL loops. Two selectable external VCXO crystals allow the device to be used in multi-rate applications, where a given line card can be switched, for example, between 1Gb Ethernet (125MHz system reference clock) and 1Gb Fibre Channel (106.25MHz system reference clock) modes. Of course, a multitude of other applications are also possible such as switching between 74.25MHz and 74.175824MHz for HDTV , switching between SONET , FEC and non FEC rates, etc. The 813001I is a two stage device – a VCXO followed by a FemtoClock PLL . The FemtoClock PLL can multiply the crystal frequency of the VCXO to provide an output frequency range of 40.83MHz to 640MHz, with a random rms phase jitter of less than 1ps (12kHz – 20MHz). This phase jitter performance meets the requirements of 1Gb/ 10Gb Ethernet, 1Gb, 2Gb, 4Gb and 10Gb Fibre Channel, and SONET up to OC48 . The FemtoClock PLL can also be bypassed if frequency multiplication is not required. For testing/debug purposes, de-assertion of the output enable pin will place both Q and nQ in a high impedance state.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
Dual VCXO W/3.3V,2.5V LVPECL FemtoClock PLL - 813001AGILFT - Integrated Device Technology
San Jose, CA, USA
Dual VCXO W/3.3V,2.5V LVPECL FemtoClock PLL
813001AGILFT
Dual VCXO W/3.3V,2.5V LVPECL FemtoClock PLL 813001AGILFT
The 813001I is a dual VCXO + FemtoClock® Multiplier designed for use in Discrete PLL loops. Two selectable external VCXO crystals allow the device to be used in multi-rate applications, where a given line card can be switched, for example, between 1Gb Ethernet (125MHz system reference clock) and 1Gb Fibre Channel (106.25MHz system reference clock) modes. Of course, a multitude of other applications are also possible such as switching between 74.25MHz and 74.175824MHz for HDTV , switching between SONET , FEC and non FEC rates, etc. The 813001I is a two stage device – a VCXO followed by a FemtoClock PLL . The FemtoClock PLL can multiply the crystal frequency of the VCXO to provide an output frequency range of 40.83MHz to 640MHz, with a random rms phase jitter of less than 1ps (12kHz – 20MHz). This phase jitter performance meets the requirements of 1Gb/ 10Gb Ethernet, 1Gb, 2Gb, 4Gb and 10Gb Fibre Channel, and SONET up to OC48 . The FemtoClock PLL can also be bypassed if frequency multiplication is not required. For testing/debug purposes, de-assertion of the output enable pin will place both Q and nQ in a high impedance state.

The 813001I is a dual VCXO + FemtoClock® Multiplier designed for use in Discrete PLL loops. Two selectable external VCXO crystals allow the device to be used in multi-rate applications, where a given line card can be switched, for example, between 1Gb Ethernet (125MHz system reference clock) and 1Gb Fibre Channel (106.25MHz system reference clock) modes. Of course, a multitude of other applications are also possible such as switching between 74.25MHz and 74.175824MHz for HDTV , switching between SONET , FEC and non FEC rates, etc. The 813001I is a two stage device – a VCXO followed by a FemtoClock PLL . The FemtoClock PLL can multiply the crystal frequency of the VCXO to provide an output frequency range of 40.83MHz to 640MHz, with a random rms phase jitter of less than 1ps (12kHz – 20MHz). This phase jitter performance meets the requirements of 1Gb/ 10Gb Ethernet, 1Gb, 2Gb, 4Gb and 10Gb Fibre Channel, and SONET up to OC48 . The FemtoClock PLL can also be bypassed if frequency multiplication is not required. For testing/debug purposes, de-assertion of the output enable pin will place both Q and nQ in a high impedance state.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category IC Phase-locked Loops (PLL)
Product Number 813001AGILFT
Product Name Dual VCXO W/3.3V,2.5V LVPECL FemtoClock PLL
Bus Interface LVPECL; LVPECL
Package Type Surface Mount; TSSOP; TSSOP
Supply Voltage 3.3 volts
Unlock Full Specs
to access all available technical data

Similar Products

CDCVF2510 3.3-V Phase-Lock Loop Clock Driver - CDCVF2510PWRG4 - Texas Instruments
Specs
Device Type Clock Driver
Package Type TSSOP
Supply Voltage 3.3 volts
View Details
2 suppliers
Clock Generators, PLLs, Frequency Synthesizers - 74HCT9046APW118 - Quarktwin Technology Ltd.
Specs
Bus Interface Clock
Package Type Surface Mount; SSOP; 16-TSSOP (0.173\", 4.40mm Width)
Supply Voltage 4.5 to 5.5 volts
View Details
2 suppliers
Integrated Circuits (ICs) - Clock/Timing - Clock Generators, PLLs, Frequency Synthesizers - 1266742-SI51218-A10976-GMR - Win Source Electronics
Specs
Bus Interface CMOS; LVCMOS
Package Type Surface Mount; 8-WFDFN Exposed Pad
Supply Voltage 2.25 to 3.63 volts
View Details
3 suppliers