Nexperia B.V. Dual JK flip-flop with set and reset; negative-edge trigger 74HCT112D,653

Description
The 74HC112; 74HCT112 is a dual negative-edge triggered JK flip-flop. It features individual J and K inputs, clock (nCP) set (nSD) and reset (nRD) inputs. It also has complementary nQ and nQoutputs. The set and reset are asynchronous active LOW inputs and operate independently of the clock input. The J and K inputs control the state changes of the flip-flops as described in the mode select function table. The J and K inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for predictable operation. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of VCC. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times. Features and benefits Input levels: For 74HC112: CMOS level For 74HCT112: TTL level Asynchronous set and reset Specified in compliance with JEDEC standard no. 7A ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V Specified from -40 °C to +85 °C and from -40 °C to +125 °C
Request a Quote Datasheet
Description
The 74HC112; 74HCT112 is a dual negative-edge triggered JK flip-flop. It features individual J and K inputs, clock (nCP) set (nSD) and reset (nRD) inputs. It also has complementary nQ and nQoutputs. The set and reset are asynchronous active LOW inputs and operate independently of the clock input. The J and K inputs control the state changes of the flip-flops as described in the mode select function table. The J and K inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for predictable operation. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of VCC. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times. Features and benefits Input levels: For 74HC112: CMOS level For 74HCT112: TTL level Asynchronous set and reset Specified in compliance with JEDEC standard no. 7A ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V Specified from -40 °C to +85 °C and from -40 °C to +125 °C
Request a Quote Datasheet

Suppliers

Company
Product
Description
Supplier Links
Dual JK flip-flop with set and reset; negative-edge trigger - 74HCT112D,653 - Nexperia B.V.
Nijmegen, Netherlands
Dual JK flip-flop with set and reset; negative-edge trigger
74HCT112D,653
Dual JK flip-flop with set and reset; negative-edge trigger 74HCT112D,653
The 74HC112; 74HCT112 is a dual negative-edge triggered JK flip-flop. It features individual J and K inputs, clock (nCP) set (nSD) and reset (nRD) inputs. It also has complementary nQ and nQoutputs. The set and reset are asynchronous active LOW inputs and operate independently of the clock input. The J and K inputs control the state changes of the flip-flops as described in the mode select function table. The J and K inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for predictable operation. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of VCC. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times. Features and benefits Input levels: For 74HC112: CMOS level For 74HCT112: TTL level Asynchronous set and reset Specified in compliance with JEDEC standard no. 7A ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V Specified from -40 °C to +85 °C and from -40 °C to +125 °C

The 74HC112; 74HCT112 is a dual negative-edge triggered JK flip-flop. It features individual J and K inputs, clock (nCP) set (nSD) and reset (nRD) inputs. It also has complementary nQ and nQoutputs. The set and reset are asynchronous active LOW inputs and operate independently of the clock input. The J and K inputs control the state changes of the flip-flops as described in the mode select function table. The J and K inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for predictable operation. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of VCC.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

Features and benefits

  • Input levels:
    • For 74HC112: CMOS level
    • For 74HCT112: TTL level
  • Asynchronous set and reset
  • Specified in compliance with JEDEC standard no. 7A
  • ESD protection:
    • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
    • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Specified from -40 °C to +85 °C and from -40 °C to +125 °C
Supplier's Site Datasheet
 - 74HCT112D,653 - Rochester Electronics
Newburyport, MA, United States
J-K Flip-Flop, HCT Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, CMOS, PDSO16

J-K Flip-Flop, HCT Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, CMOS, PDSO16

Supplier's Site Datasheet
Flip Flops - 1727-74HCT112D,653TR-ND - DigiKey
Thief River Falls, MN, United States
"Flip Flop 2 Element JK Type 1 Bit Negative Edge 16-SOIC (0.154"", 3.90mm Width)"

"Flip Flop 2 Element JK Type 1 Bit Negative Edge 16-SOIC (0.154"", 3.90mm Width)"

Buy Now Datasheet
Flip Flops - 1727-74HCT112D,653DKR-ND - DigiKey
Thief River Falls, MN, United States
IC FF JK-TYPE 2-ELE 1-BIT 16-SO

IC FF JK-TYPE 2-ELE 1-BIT 16-SO

Buy Now Datasheet
Flip Flops - 1727-74HCT112D,653CT-ND - DigiKey
Thief River Falls, MN, United States
IC FF JK-TYPE 2-ELE 1-BIT 16-SO

IC FF JK-TYPE 2-ELE 1-BIT 16-SO

Buy Now Datasheet
Laguna Hills, CA, United States
Logic - Logic - Flip Flops - 74HCT112D,653
1008591-74HCT112D,653
Logic - Logic - Flip Flops - 74HCT112D,653 1008591-74HCT112D,653
Manufacturer: Nexperia USA Inc. Win Source Part Number: 1008591-74HCT112D,65 3 Packaging: Reel - TR Type: JK Type Mounting: SMD (SMT) Output Type: Differential Current - Output High, Low: 4mA, 4mA Number of Elements: 2 Number of Bits per Element: 1 Max Propagation Delay @ V, Max CL: 35ns @ 4.5V, 50pF Trigger Type: Negative Edge Current - Quiescent: 4μA Input Capacitance: 3.5pF Categories: Integrated Circuits Status: Active Temperature Range - Operating: -40°C to 125°C (TA) Dimension: 16-SOIC (0.154", 3.90mm Width) Purpose: Set(Preset) and Reset Supply Voltage - Operating: 4.5 V to 5.5 V Max Frequency: 64MHz Popularity: Medium Fake Threat In the Open Market: 57 pct. Supply and Demand Status: Balance

Manufacturer: Nexperia USA Inc.
Win Source Part Number: 1008591-74HCT112D,653
Packaging: Reel - TR
Type: JK Type
Mounting: SMD (SMT)
Output Type: Differential
Current - Output High, Low: 4mA, 4mA
Number of Elements: 2
Number of Bits per Element: 1
Max Propagation Delay @ V, Max CL: 35ns @ 4.5V, 50pF
Trigger Type: Negative Edge
Current - Quiescent: 4μA
Input Capacitance: 3.5pF
Categories: Integrated Circuits
Status: Active
Temperature Range - Operating: -40°C to 125°C (TA)
Dimension: 16-SOIC (0.154", 3.90mm Width)
Purpose: Set(Preset) and Reset
Supply Voltage - Operating: 4.5 V to 5.5 V
Max Frequency: 64MHz
Popularity: Medium
Fake Threat In the Open Market: 57 pct.
Supply and Demand Status: Balance

Buy Now Datasheet
Flip Flops - 74HCT112D,653 - Quarktwin Technology Ltd.
Shenzhen, Guangdong, China
Flip Flops
74HCT112D,653
Flip Flops 74HCT112D,653
Flip Flop 2 Element JK Type 1 Bit Negative Edge 16-SOIC (0.154", 3.90mm Width)

Flip Flop 2 Element JK Type 1 Bit Negative Edge 16-SOIC (0.154", 3.90mm Width)

Buy Now Datasheet
Logic - Flip Flops - 74HCT112D,653 - Lingto Electronic Limited
Shenzhen, China
Logic - Flip Flops
74HCT112D,653
Logic - Flip Flops 74HCT112D,653
IC FF JK TYPE DUAL 1BIT 16SO

IC FF JK TYPE DUAL 1BIT 16SO

Supplier's Site Datasheet
Integrated Circuits (ICs) - Logic - Flip Flops - 74HCT112D,653 - Shenzhen Shengyu Electronics Technology Limited
Futian, China
Integrated Circuits (ICs) - Logic - Flip Flops
74HCT112D,653
Integrated Circuits (ICs) - Logic - Flip Flops 74HCT112D,653
IC FF JK TYPE DUAL 1BIT 16SO

IC FF JK TYPE DUAL 1BIT 16SO

Supplier's Site

Technical Specifications

  Nexperia B.V. Rochester Electronics DigiKey Win Source Electronics Quarktwin Technology Ltd. Lingto Electronic Limited Shenzhen Shengyu Electronics Technology Limited
Product Category Flip-Flops Flip-Flops Flip-Flops Flip-Flops Flip-Flops Flip-Flops Flip-Flops
Product Number 74HCT112D,653 74HCT112D,653 1727-74HCT112D,653TR-ND 1008591-74HCT112D,653 74HCT112D,653 74HCT112D,653 74HCT112D,653
Product Name Dual JK flip-flop with set and reset; negative-edge trigger Flip Flops Logic - Logic - Flip Flops - 74HCT112D,653 Flip Flops Logic - Flip Flops Integrated Circuits (ICs) - Logic - Flip Flops
Flip-Flop Type J-K J-K J-K
Triggering Negative-edge Triggered Negative-edge Triggered Negative-edge Triggered Negative-edge Triggered; Negative Edge
Supply Voltage +7 4.5V ~ 5.5V 4.5 V ~ 5.5 V 4.5V ~ 5.5V
Features ESD Protection
Package Type SOT109-1 SOT109-1 SOT109 "16-SOIC (0.154"", 3.90mm Width)"; SOIC 16-SOIC (0.154\", 3.90mm Width); SOIC
Unlock Full Specs
to access all available technical data

Similar Products

Octal D-type flip-flop with reset; positive-edge trigger - 74HCT273PW-Q100J - Nexperia B.V.
Specs
Flip-Flop Type D
Triggering Positive-edge Triggered
Supply Voltage +7
View Details
6 suppliers
Flip Flops - 74ALVT16821DL,518-ND - DigiKey
Specs
Flip-Flop Type D
Triggering Positive-edge Triggered
Supply Voltage 2.3V ~ 2.7V, 3V ~ 3.6V
View Details
4 suppliers
Low-power D-type flip-flop with set and reset; positive-edge trigger - 74AUP1G74GN,115 - Nexperia B.V.
Specs
Flip-Flop Type D
Triggering Positive-edge Triggered
Supply Voltage +4.6
View Details
7 suppliers
Single D-type flip-flop with reset; positive-edge trigger - 74LVC1G175GM,115 - Nexperia B.V.
Specs
Flip-Flop Type D
Triggering Positive-edge Triggered
Supply Voltage +6.5
View Details
7 suppliers