Nexperia B.V. Dual JK flip-flop with set and reset; positive-edge-trigger 74HC109PWJ

Request a Quote Datasheet

Suppliers

Company
Product
Description
Supplier Links
Dual JK flip-flop with set and reset; positive-edge-trigger - 74HC109PWJ - Nexperia B.V.
Nijmegen, Netherlands
Dual JK flip-flop with set and reset; positive-edge-trigger
74HC109PWJ
Dual JK flip-flop with set and reset; positive-edge-trigger 74HC109PWJ
The 74HC109; 74HCT109 is a dual positive edge triggered JK flip-flop featuring individual J and K inputs, clock (CP) inputs, set (SD) and reset (RD) inputs and complementary Q and Q outputs. The set and reset are asynchronous active LOW inputs and operate independently of the clock input. The J and K inputs control the state changes of the flip-flops as described in the mode select function table. The J and K inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation. The JK design allows operation as a D-type flip-flop by connecting the J and K inputs together. This device features reduced input threshold levels to allow interfacing to TTL logic levels. Inputs also include clamp diodes, this enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times. Features and benefits J and K inputs for easy D-type flip-flop Toggle flip-flop or "do nothing" mode Wide supply voltage range: For 74HC109: from 2.0 V to 6.0 V For 74HCT109: from 4.5 V to 5.5 V CMOS low power dissipation High noise immunity Input levels: For 74HC109: CMOS level For 74HCT109: TTL level Latch-up performance exceeds 100 mA per JESD 78 Class II Level B 74HC109 complies with JEDEC standards: JESD8C (2.7 V to 3.6 V) JESD7A (2.0 V to 6.0 V) 74HCT109 complies with JEDEC standard JESD7A (2.0 V to 6.0 V) ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V Specified from -40 °C to +85 °C and from -40 °C to +125 °C

The 74HC109; 74HCT109 is a dual positive edge triggered JK flip-flop featuring individual J and K inputs, clock (CP) inputs, set (SD) and reset (RD) inputs and complementary Q and Q outputs. The set and reset are asynchronous active LOW inputs and operate independently of the clock input. The J and K inputs control the state changes of the flip-flops as described in the mode select function table. The J and K inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation. The JK design allows operation as a D-type flip-flop by connecting the J and K inputs together. This device features reduced input threshold levels to allow interfacing to TTL logic levels. Inputs also include clamp diodes, this enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

Features and benefits

  • J and K inputs for easy D-type flip-flop
  • Toggle flip-flop or "do nothing" mode
  • Wide supply voltage range:
    • For 74HC109: from 2.0 V to 6.0 V
    • For 74HCT109: from 4.5 V to 5.5 V
  • CMOS low power dissipation
  • High noise immunity
  • Input levels:
    • For 74HC109: CMOS level
    • For 74HCT109: TTL level
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
  • 74HC109 complies with JEDEC standards:
    • JESD8C (2.7 V to 3.6 V)
    • JESD7A (2.0 V to 6.0 V)
  • 74HCT109 complies with JEDEC standard JESD7A (2.0 V to 6.0 V)
  • ESD protection:
    • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
    • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Specified from -40 °C to +85 °C and from -40 °C to +125 °C
Supplier's Site Datasheet
Flip Flops - 1727-74HC109PWJTR-ND - DigiKey
Thief River Falls, MN, United States
IC FF JK-TYPE DUAL 1BIT 16TSSOP

IC FF JK-TYPE DUAL 1BIT 16TSSOP

Supplier's Site Datasheet
Integrated Circuits (ICs) - Logic - Flip Flops - 74HC109PWJ - Acme Chip Technology Co., Limited
Shenzhen, China
Integrated Circuits (ICs) - Logic - Flip Flops
74HC109PWJ
Integrated Circuits (ICs) - Logic - Flip Flops 74HC109PWJ
IC FF JK-TYPE DUAL 1BIT 16TSSOP

IC FF JK-TYPE DUAL 1BIT 16TSSOP

Supplier's Site

Technical Specifications

  Nexperia B.V. DigiKey Acme Chip Technology Co., Limited
Product Category Flip-Flops Flip-Flops Flip-Flops
Product Number 74HC109PWJ 1727-74HC109PWJTR-ND 74HC109PWJ
Product Name Dual JK flip-flop with set and reset; positive-edge-trigger Flip Flops Integrated Circuits (ICs) - Logic - Flip Flops
Flip-Flop Type J-K J-K
Triggering Positive-edge Triggered Positive-edge Triggered
Supply Voltage 2.5V; 3V; 3.3V; 3.6V; 5V; 2.0 - 6.0 2V ~ 6V
Features ESD Protection
Propagation Delay 15 ns 31 ns
Unlock Full Specs
to access all available technical data

Similar Products

Octal D-type flip-flop; positive edge-trigger; 3-state - 74ALVC574D,118 - Nexperia B.V.
Specs
Flip-Flop Type D
Triggering Positive-edge Triggered
Supply Voltage 1.8V; 2.5V; 3V; 3.3V; 3.6V; 1.65 - 3.6
View Details
7 suppliers
Quad D-type flip-flop with reset; positive-edge trigger - 74HC175D,653 - Nexperia B.V.
Specs
Flip-Flop Type D
Triggering Positive-edge Triggered
Supply Voltage 2.5V; 3V; 3.3V; 3.6V; 5V; 2.0 - 6.0
View Details
7 suppliers
Dual JK flip-flop with set and reset; positive-edge-trigger - 74HCT109D-Q100J - Nexperia B.V.
Specs
Flip-Flop Type J-K
Triggering Positive-edge Triggered
Supply Voltage 5V; 4.5 - 5.5
View Details
6 suppliers
Single D-type flip-flop; positive-edge trigger - 74LVC1G79GV-Q100H - Nexperia B.V.
Specs
Flip-Flop Type D
Triggering Positive-edge Triggered
Supply Voltage 1.8V; 2.5V; 3V; 3.3V; 3.6V; 5V; 1.65 - 5.5
View Details
5 suppliers