Texas Instruments TPS51206 2A Peak Sink/Source DDR Termination Regulator with VTTREF Buffered Reference for DDR2, DDR3, DDR3L TPS51206DSQR

Related Documents

• Reference Designs
  Altera Stratix Vgx Reference Design Power Solution for Xilinx FPGA Zynq 7 (1.5V@0.8A) Power Solution for Xilinx FPGA Zynq 7 (1.8V@0.15A) Power Solution for Xilinx FPGA Zynq 7 (1.8V@0.75A) Power Solution for Xilinx FPGA Zynq 7 (1.8V@2A) Power Solution for Xilinx FPGA Zynq 7 (1V@3A) Power Solution for Xilinx FPGA Zynq 7 (2.5V@2A) Power Solution for Xilinx FPGA Zynq 7 (3.3V@2A) Power Solution for Xilinx FPGA Zynq 7 (3.3V@3A) Power Solution for Xilinx FPGA Zynq 7 (750mV@1A) Xilinx Zynq FPGA Power Solution