The 8S73034I is a high-speed, differential-to- LVPECL clock divider designed for high-performance telecommunication, computing and networking applications. High clock frequency capability and the differential design make the 8S73034I an ideal choice for performance clock distribution networks. The device frequency-divides the input clock by ÷2, ÷4 and ÷8. Each frequency-divided clock signal is output at a separate LVPECL output. The differential input pair can be driven by LVPECL , LVDS , CML and SSTL signals. Single-ended input signals are supported by using the integrated bias voltage generator ( VBB ). The 8S73034I is optimized for 3.3V and 2.5V power supply voltages and the temperature range of -40 to +85°C. The device is available in space-saving 16-lead TSSOP and SOIC packages.
| Integrated Device Technology | |
|---|---|
| Product Category | IC Interfaces |
| Product Number | 8S73034AMILF |
| Product Name | Low Skew,2,4,8 Differential-to-LVPECL Clock Divider |
| Supply Voltage | 2.5V; 3.3V; Other; 2.50-2.50,3.30-3.30 |
