Integrated Device Technology 15.625MHz to 62.5MHz, 1:4 LVCMOS/LVTTL Zero Delay Clock Buffer 86004BGILFT

Description
The 86004I is a high performance 1:4 LVCMOS / LVTTL Clock Buffer. The 86004I has a fully integrated PLL and can be configured as zero delay buffer and has an input and output frequency range of 15.625MHz to 62.5MHz. The VCO operates at a frequency range of 250MHz to 500MHz. The external feedback allows the device to achieve "zero delay" between the input clock and the output clocks. The PLL_SEL pin can be used to bypass the PLL for system test and debug purposes. In bypass mode, the reference clock is routed around the PLL and into the internal output divider.
Datasheet
Description
The 86004I is a high performance 1:4 LVCMOS / LVTTL Clock Buffer. The 86004I has a fully integrated PLL and can be configured as zero delay buffer and has an input and output frequency range of 15.625MHz to 62.5MHz. The VCO operates at a frequency range of 250MHz to 500MHz. The external feedback allows the device to achieve "zero delay" between the input clock and the output clocks. The PLL_SEL pin can be used to bypass the PLL for system test and debug purposes. In bypass mode, the reference clock is routed around the PLL and into the internal output divider.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
15.625MHz to 62.5MHz, 1:4 LVCMOS/LVTTL Zero Delay Clock Buffer - 86004BGILFT - Integrated Device Technology
San Jose, CA, USA
15.625MHz to 62.5MHz, 1:4 LVCMOS/LVTTL Zero Delay Clock Buffer
86004BGILFT
15.625MHz to 62.5MHz, 1:4 LVCMOS/LVTTL Zero Delay Clock Buffer 86004BGILFT
The 86004I is a high performance 1:4 LVCMOS / LVTTL Clock Buffer. The 86004I has a fully integrated PLL and can be configured as zero delay buffer and has an input and output frequency range of 15.625MHz to 62.5MHz. The VCO operates at a frequency range of 250MHz to 500MHz. The external feedback allows the device to achieve "zero delay" between the input clock and the output clocks. The PLL_SEL pin can be used to bypass the PLL for system test and debug purposes. In bypass mode, the reference clock is routed around the PLL and into the internal output divider.

The 86004I is a high performance 1:4 LVCMOS / LVTTL Clock Buffer. The 86004I has a fully integrated PLL and can be configured as zero delay buffer and has an input and output frequency range of 15.625MHz to 62.5MHz. The VCO operates at a frequency range of 250MHz to 500MHz. The external feedback allows the device to achieve "zero delay" between the input clock and the output clocks. The PLL_SEL pin can be used to bypass the PLL for system test and debug purposes. In bypass mode, the reference clock is routed around the PLL and into the internal output divider.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category IC Interfaces
Product Number 86004BGILFT
Product Name 15.625MHz to 62.5MHz, 1:4 LVCMOS/LVTTL Zero Delay Clock Buffer
Technology CMOS
Device Type Buffer
Supply Voltage 2.5V; 3.3V
Unlock Full Specs
to access all available technical data

Similar Products

RF Front End (LNA + PA) - 2312-QM55001SRTR-ND - DigiKey
Specs
Device Type Front End
Package Type 24-WQFN Exposed Pad
Pins 24 #
View Details
Integrated Circuits (ICs) - Interface - Modems - ICs and Modules - 1261047-SI2434-D-FSR - Win Source Electronics
Specs
Device Type Sensor Interface
Supply Voltage Other; 3V ~ 3.6V
Package Type SOIC
View Details
4 suppliers
DS96F173MQML EIA-485/EIA-422 Quad Differential Receivers - 5962-9076602M2A - Texas Instruments
Specs
Device Type Receiver
Supply Voltage 5V
# of Tx 1 #
View Details