Integrated Device Technology Low Skew,1-to-4 Differential-to-3.3V LVPECL Fanout Buffer 8533AGI-01LFT

Description
The 8533I-01 is a low skew, high performance 1-to-4 Differential-to-3.3V LVPECL Fanout Buffer. The 8533I-01 has two selectable clock inputs. The CLK , nCLK pair can accept most standard differential input levels. The PCLK , nPCLK pair can accept LVPECL , CML , or SSTL input levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertio n of the clock enable pin. Guaranteed output and part-to-part skew characteristics make the 8533I-01 ideal for those applications demanding well defined performance and repeatability.
Datasheet
Description
The 8533I-01 is a low skew, high performance 1-to-4 Differential-to-3.3V LVPECL Fanout Buffer. The 8533I-01 has two selectable clock inputs. The CLK , nCLK pair can accept most standard differential input levels. The PCLK , nPCLK pair can accept LVPECL , CML , or SSTL input levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertio n of the clock enable pin. Guaranteed output and part-to-part skew characteristics make the 8533I-01 ideal for those applications demanding well defined performance and repeatability.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
Low Skew,1-to-4 Differential-to-3.3V LVPECL Fanout Buffer - 8533AGI-01LFT - Integrated Device Technology
San Jose, CA, USA
Low Skew,1-to-4 Differential-to-3.3V LVPECL Fanout Buffer
8533AGI-01LFT
Low Skew,1-to-4 Differential-to-3.3V LVPECL Fanout Buffer 8533AGI-01LFT
The 8533I-01 is a low skew, high performance 1-to-4 Differential-to-3.3V LVPECL Fanout Buffer. The 8533I-01 has two selectable clock inputs. The CLK , nCLK pair can accept most standard differential input levels. The PCLK , nPCLK pair can accept LVPECL , CML , or SSTL input levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertio n of the clock enable pin. Guaranteed output and part-to-part skew characteristics make the 8533I-01 ideal for those applications demanding well defined performance and repeatability.

The 8533I-01 is a low skew, high performance 1-to-4 Differential-to-3.3V LVPECL Fanout Buffer. The 8533I-01 has two selectable clock inputs. The CLK , nCLK pair can accept most standard differential input levels. The PCLK , nPCLK pair can accept LVPECL , CML , or SSTL input levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin. Guaranteed output and part-to-part skew characteristics make the 8533I-01 ideal for those applications demanding well defined performance and repeatability.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category IC Interfaces
Product Number 8533AGI-01LFT
Product Name Low Skew,1-to-4 Differential-to-3.3V LVPECL Fanout Buffer
Device Type Buffer
Unlock Full Specs
to access all available technical data

Similar Products

Display Drivers - A4401KL-T-ND - DigiKey
Allegro MicroSystems Inc.
Specs
Supply Voltage Other; 7V ~ 40V
Operating Temperature -40 to 125 C (-40 to 257 F)
Package Type SOIC; "8-SOIC (0.154"", 3.90mm Width)"
View Details
2 suppliers
RF Front End (LNA + PA) - 2312-QM14068SRTR-ND - DigiKey
Specs
Device Type Front End
Package Type 9-SMD, No Lead
Pins 9 #
View Details
Distance and angle measurement - Digital Impulse Interface - 753-635 - WAGO
Specs
Device Type Sensor Interface
Operating Temperature 0 to 55 C (32 to 131 F)
View Details
RF and mmW Front End Module - SE5516A-R1 - Richardson RFPD
Specs
Device Type Front End
View Details