Integrated Device Technology Low Skew,1-to-9 Differential-to-3.3V LVPECL Fanout Buffer 8531AY-01LF

Description
The 8531-01 is a low skew, high performance 1-to-9 Differential-to-3.3V LVPECL Fanout Buffer and a member of the family of High Performance Clock Solutions from IDT . The 8531-01 has two selectable clock inputs. The CLK , nCLK pair can accept most standard differential input levels. The PCLK , nPCLK pair can accept LVPECL , CML , or SSTL input levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertio n of the clock enable pin. Guaranteed output skew and part-to-part skew characteristics make the 8531-01 ideal for high performance workstation and server applications.
Datasheet
Description
The 8531-01 is a low skew, high performance 1-to-9 Differential-to-3.3V LVPECL Fanout Buffer and a member of the family of High Performance Clock Solutions from IDT . The 8531-01 has two selectable clock inputs. The CLK , nCLK pair can accept most standard differential input levels. The PCLK , nPCLK pair can accept LVPECL , CML , or SSTL input levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertio n of the clock enable pin. Guaranteed output skew and part-to-part skew characteristics make the 8531-01 ideal for high performance workstation and server applications.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
Low Skew,1-to-9 Differential-to-3.3V LVPECL Fanout Buffer - 8531AY-01LF - Integrated Device Technology
San Jose, CA, USA
Low Skew,1-to-9 Differential-to-3.3V LVPECL Fanout Buffer
8531AY-01LF
Low Skew,1-to-9 Differential-to-3.3V LVPECL Fanout Buffer 8531AY-01LF
The 8531-01 is a low skew, high performance 1-to-9 Differential-to-3.3V LVPECL Fanout Buffer and a member of the family of High Performance Clock Solutions from IDT . The 8531-01 has two selectable clock inputs. The CLK , nCLK pair can accept most standard differential input levels. The PCLK , nPCLK pair can accept LVPECL , CML , or SSTL input levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertio n of the clock enable pin. Guaranteed output skew and part-to-part skew characteristics make the 8531-01 ideal for high performance workstation and server applications.

The 8531-01 is a low skew, high performance 1-to-9 Differential-to-3.3V LVPECL Fanout Buffer and a member of the family of High Performance Clock Solutions from IDT . The 8531-01 has two selectable clock inputs. The CLK , nCLK pair can accept most standard differential input levels. The PCLK , nPCLK pair can accept LVPECL , CML , or SSTL input levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin. Guaranteed output skew and part-to-part skew characteristics make the 8531-01 ideal for high performance workstation and server applications.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category IC Interfaces
Product Number 8531AY-01LF
Product Name Low Skew,1-to-9 Differential-to-3.3V LVPECL Fanout Buffer
Device Type Buffer
Unlock Full Specs
to access all available technical data

Similar Products

Pressure Sensor Interface With Polynomial Compensation And Diagnostics - A17700LESBTR-DO - Allegro MicroSystems Inc.
Specs
Features RoHS
Package Type QFNL; 24-Pin QFN
Pins 24 #
View Details
6 suppliers
RF Front End (LNA + PA) - 863-1576-6-ND - DigiKey
Skyworks Solutions, Inc.
Specs
Device Type Front End
Package Type 20-UFQFN Exposed Pad
Pins 20 #
View Details
3 suppliers
SN54HC244-SP Octal Buffers And Line Drivers With 3-State Outputs - 5962-8409601VSA - Texas Instruments
Specs
Technology HC
Device Type Line / Bus Driver; Buffer
Supply Voltage Other; 6
View Details