Integrated Device Technology Zero Delay, Low Skew Buffer 574MILF

Description
The 574 is a low jitter, low-skew, high performance PLL -based zero delay buffer for high speed applications. Based on IDT 's proprietary low jitter Phase Locked Loop ( PLL ) techniques, the device provides four low skew outputs at speeds up to 160 MHz at 3.3 V. When one of the outputs is connected directly to FBIN , the rising edge of each output is aligned with the rising edge of the input clock. External delay elements connected in the feedback loops will cause the outputs to occur before the inputs by the amount of propagation delay of the external element.
Datasheet
Description
The 574 is a low jitter, low-skew, high performance PLL -based zero delay buffer for high speed applications. Based on IDT 's proprietary low jitter Phase Locked Loop ( PLL ) techniques, the device provides four low skew outputs at speeds up to 160 MHz at 3.3 V. When one of the outputs is connected directly to FBIN , the rising edge of each output is aligned with the rising edge of the input clock. External delay elements connected in the feedback loops will cause the outputs to occur before the inputs by the amount of propagation delay of the external element.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
Zero Delay, Low Skew Buffer - 574MILF - Integrated Device Technology
San Jose, CA, USA
Zero Delay, Low Skew Buffer
574MILF
Zero Delay, Low Skew Buffer 574MILF
The 574 is a low jitter, low-skew, high performance PLL -based zero delay buffer for high speed applications. Based on IDT 's proprietary low jitter Phase Locked Loop ( PLL ) techniques, the device provides four low skew outputs at speeds up to 160 MHz at 3.3 V. When one of the outputs is connected directly to FBIN , the rising edge of each output is aligned with the rising edge of the input clock. External delay elements connected in the feedback loops will cause the outputs to occur before the inputs by the amount of propagation delay of the external element.

The 574 is a low jitter, low-skew, high performance PLL -based zero delay buffer for high speed applications. Based on IDT 's proprietary low jitter Phase Locked Loop ( PLL ) techniques, the device provides four low skew outputs at speeds up to 160 MHz at 3.3 V. When one of the outputs is connected directly to FBIN , the rising edge of each output is aligned with the rising edge of the input clock. External delay elements connected in the feedback loops will cause the outputs to occur before the inputs by the amount of propagation delay of the external element.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category IC Interfaces
Product Number 574MILF
Product Name Zero Delay, Low Skew Buffer
Device Type Buffer
Unlock Full Specs
to access all available technical data

Similar Products

RF Front End (LNA + PA) - 2312-QM42500SRTR-ND - DigiKey
Specs
Device Type Front End
Package Type FLGA; 18-WFLGA Exposed Pad
Pins 18 #
View Details
Interface module - 704-5303 - WAGO
Specs
Device Type Sensor Interface
Operating Temperature -25 to 40 C (-13 to 104 F)
View Details
Telecom - SI3209-B-GMR - Quarktwin Technology Ltd.
Skyworks Solutions, Inc.
Specs
Technology PCM
Features RoHS
Package Type 40-VFQFN Exposed Pad
View Details