Integrated Device Technology Clock Divider 542MLFT

Description
The 542 is cost effective way to produce a high-quality clock output divided from a clock input. The chip accepts a clock input up to 156 MHz at 3.3 V and produces a divide by 2, 4, 6, 8, 12, or 16 of the input clock. There are two outputs on the chip, one being a low-skew divide by two of the other. For instance, if an 100 MHz input clock is used, the 542 can produce low-skew 50 MHz and 25 MHz clocks, or low skew 25 MHz and 12.5 MHz clocks. The chip has an all-chip power-down mode that stops the outputs low, and an OE pin that tri-states the outputs. See the 501, 502, 511, 512, and 525 for clock multipliers.
Datasheet
Description
The 542 is cost effective way to produce a high-quality clock output divided from a clock input. The chip accepts a clock input up to 156 MHz at 3.3 V and produces a divide by 2, 4, 6, 8, 12, or 16 of the input clock. There are two outputs on the chip, one being a low-skew divide by two of the other. For instance, if an 100 MHz input clock is used, the 542 can produce low-skew 50 MHz and 25 MHz clocks, or low skew 25 MHz and 12.5 MHz clocks. The chip has an all-chip power-down mode that stops the outputs low, and an OE pin that tri-states the outputs. See the 501, 502, 511, 512, and 525 for clock multipliers.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
Clock Divider - 542MLFT - Integrated Device Technology
San Jose, CA, USA
Clock Divider
542MLFT
Clock Divider 542MLFT
The 542 is cost effective way to produce a high-quality clock output divided from a clock input. The chip accepts a clock input up to 156 MHz at 3.3 V and produces a divide by 2, 4, 6, 8, 12, or 16 of the input clock. There are two outputs on the chip, one being a low-skew divide by two of the other. For instance, if an 100 MHz input clock is used, the 542 can produce low-skew 50 MHz and 25 MHz clocks, or low skew 25 MHz and 12.5 MHz clocks. The chip has an all-chip power-down mode that stops the outputs low, and an OE pin that tri-states the outputs. See the 501, 502, 511, 512, and 525 for clock multipliers.

The 542 is cost effective way to produce a high-quality clock output divided from a clock input. The chip accepts a clock input up to 156 MHz at 3.3 V and produces a divide by 2, 4, 6, 8, 12, or 16 of the input clock. There are two outputs on the chip, one being a low-skew divide by two of the other. For instance, if an 100 MHz input clock is used, the 542 can produce low-skew 50 MHz and 25 MHz clocks, or low skew 25 MHz and 12.5 MHz clocks. The chip has an all-chip power-down mode that stops the outputs low, and an OE pin that tri-states the outputs. See the 501, 502, 511, 512, and 525 for clock multipliers.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category IC Interfaces
Product Number 542MLFT
Product Name Clock Divider
Device Type Buffer
Unlock Full Specs
to access all available technical data

Similar Products

SN55189A Quadruple Line Receiver - 5962-8688802DA - Texas Instruments
Specs
Device Type Receiver
# of Rx 4 #
Data Rate 1000 kbps
View Details
2 suppliers
Interface - Specialized - 5962-8552801RA - Lingto Electronic Limited
Specs
Technology System Bus
Device Type Sensor Interface
Package Type DIP; 20-CERDIP
View Details
RF Front End (LNA + PA) - SE2577L-RC - Quarktwin Technology Ltd.
Specs
Device Type Front End
Features RoHS
Package Type 20-VFQFN Exposed Pad
View Details
Type 38.21 - Timed interface modules - EMR & SSR - 382100240060 - Finder S.p.A. con unico socio
Specs
Device Type Sensor Interface
View Details