Nexperia B.V. 20-bit bus-interface D-type flip-flop; positive-edge trigger; 3-state 74ALVCH16821DGG,11

Request a Quote Datasheet

Suppliers

Company
Product
Description
Supplier Links
20-bit bus-interface D-type flip-flop; positive-edge trigger; 3-state - 74ALVCH16821DGG,11 - Nexperia B.V.
Nijmegen, Netherlands
20-bit bus-interface D-type flip-flop; positive-edge trigger; 3-state
74ALVCH16821DGG,11
20-bit bus-interface D-type flip-flop; positive-edge trigger; 3-state 74ALVCH16821DGG,11
The 74ALVCH16821 has two 10-bit, edge triggered registers, with each register coupled to a 3-state output buffer. The two sections of each register are controlled independently by the clock (nCP) and output enable (nOE) control gates. Each register is fully edge triggered. The state of each nDn input, one set-up time before the Low-to-High clock transition, is transferred to the corresponding flip-flop’s nQn output. When nOE is LOW, the data in the register appears at the outputs. When nOE is HIGH, the outputs are in high impedance OFF state. Operation of the nOE input does not affect the state of the flip-flops. The 74ALVCH16821 has active bus hold circuitry which is provided to hold unused or floating data inputs at a valid logic level. This feature eliminates the need for external pull-up or pull-down resistors. Features and benefits Wide supply voltage range from 1.2 V to 3.6 V CMOS low-power consumption Direct interface with TTL levels Current drive ± 24 mA at 3.0 V MULTIBYTE flow-through standard pin-out architecture Low inductance multiple VCC and GND pins for minimum noise and ground bounce Output drive capability 50 Ω transmission lines at 85°C All data inputs have bushold Complies with JEDEC standard no. 8-1A Complies with JEDEC standards: JESD8-5 (2.3 V to 2.7 V) JESD8B/JESD36 (2.7 V to 3.6 V) ESD protection: HBM ANSI/ESDA/JEDEC JS-001 exceeds 2000 V CDM JESD22-C101E exceeds 1000 V

The 74ALVCH16821 has two 10-bit, edge triggered registers, with each register coupled to a 3-state output buffer. The two sections of each register are controlled independently by the clock (nCP) and output enable (nOE) control gates.

Each register is fully edge triggered. The state of each nDn input, one set-up time before the Low-to-High clock transition, is transferred to the corresponding flip-flop’s nQn output.

When nOE is LOW, the data in the register appears at the outputs. When nOE is HIGH, the outputs are in high impedance OFF state. Operation of the nOE input does not affect the state of the flip-flops.

The 74ALVCH16821 has active bus hold circuitry which is provided to hold unused or floating data inputs at a valid logic level. This feature eliminates the need for external pull-up or pull-down resistors.

Features and benefits

  • Wide supply voltage range from 1.2 V to 3.6 V
  • CMOS low-power consumption
  • Direct interface with TTL levels
  • Current drive ± 24 mA at 3.0 V
  • MULTIBYTE flow-through standard pin-out architecture
  • Low inductance multiple VCC and GND pins for minimum noise and ground bounce
  • Output drive capability 50 Ω transmission lines at 85°C
  • All data inputs have bushold
  • Complies with JEDEC standard no. 8-1A
  • Complies with JEDEC standards:
    • JESD8-5 (2.3 V to 2.7 V)
    • JESD8B/JESD36 (2.7 V to 3.6 V)
  • ESD protection:
    • HBM ANSI/ESDA/JEDEC JS-001 exceeds 2000 V
    • CDM JESD22-C101E exceeds 1000 V
Supplier's Site Datasheet
Flip Flops - 74ALVCH16821DGG,11 - Quarktwin Technology Ltd.
Shenzhen, Guangdong, China
Flip Flop 2 Element D-Type 10 Bit Positive Edge 56-TFSOP (0.240", 6.10mm Width)

Flip Flop 2 Element D-Type 10 Bit Positive Edge 56-TFSOP (0.240", 6.10mm Width)

Supplier's Site Datasheet
Integrated Circuits (ICs) - Logic - Flip Flops - 74ALVCH16821DGG,11 - Shenzhen Shengyu Electronics Technology Limited
Futian, China
Integrated Circuits (ICs) - Logic - Flip Flops
74ALVCH16821DGG,11
Integrated Circuits (ICs) - Logic - Flip Flops 74ALVCH16821DGG,11
IC FF D-TYPE DUAL 10BIT 56TSSOP

IC FF D-TYPE DUAL 10BIT 56TSSOP

Supplier's Site
Flip Flops - 1727-74ALVCH16821DGG,11DKR-ND - DigiKey
Thief River Falls, MN, United States
IC FF D-TYPE DUAL 10BIT 56TSSOP

IC FF D-TYPE DUAL 10BIT 56TSSOP

Supplier's Site Datasheet
Flip Flops - 1727-74ALVCH16821DGG,11TR-ND - DigiKey
Thief River Falls, MN, United States
Flip Flop 2 Element D-Type 10 Bit Positive Edge 56-TFSOP (0.240", 6.10mm Width)

Flip Flop 2 Element D-Type 10 Bit Positive Edge 56-TFSOP (0.240", 6.10mm Width)

Supplier's Site Datasheet
Flip Flops - 1727-74ALVCH16821DGG,11CT-ND - DigiKey
Thief River Falls, MN, United States
IC FF D-TYPE DUAL 10BIT 56TSSOP

IC FF D-TYPE DUAL 10BIT 56TSSOP

Supplier's Site Datasheet

Technical Specifications

  Nexperia B.V. Quarktwin Technology Ltd. Shenzhen Shengyu Electronics Technology Limited DigiKey
Product Category Flip-Flops Flip-Flops Flip-Flops Flip-Flops
Product Number 74ALVCH16821DGG,11 74ALVCH16821DGG,11 74ALVCH16821DGG,11 1727-74ALVCH16821DGG,11DKR-ND
Product Name 20-bit bus-interface D-type flip-flop; positive-edge trigger; 3-state Flip Flops Integrated Circuits (ICs) - Logic - Flip Flops Flip Flops
Flip-Flop Type D D D
Triggering Positive-edge Triggered Positive-edge Triggered
Supply Voltage 1.2V; 1.5V; 1.8V; 2.5V; 3V; 3.3V; 3.6V; 1.2 - 3.6 3V; 3.6V; 2.3V ~ 2.7V, 3V ~ 3.6V 2.3V ~ 2.7V, 3V ~ 3.6V
Output Characteristics 3-State 3-State
Features ESD Protection
Unlock Full Specs
to access all available technical data

Similar Products

Single D-type flip-flop with set and reset; positive edge trigger - 74LVC1G74GS,115 - Nexperia B.V.
Specs
Flip-Flop Type D
Triggering Positive-edge Triggered
Supply Voltage 1.8V; 2.5V; 3V; 3.3V; 3.6V; 5V; 1.65 - 5.5
View Details
5 suppliers
Dual D-type flip-flop - HEF4013BT-Q100J - Nexperia B.V.
Specs
Flip-Flop Type D
Supply Voltage 3V; 3.3V; 3.6V; 5V; 3.0 - 15
Features ESD Protection
View Details
8 suppliers
Dual D-type flip-flop with set and reset; positive edge-trigger - 74HCT74D-Q100,118 - Nexperia B.V.
Specs
Flip-Flop Type D
Triggering Positive-edge Triggered
Supply Voltage 5V; 4.5 - 5.5
View Details
7 suppliers
Octal D-type flip-flop; positive edge-trigger; 3-state - 74HCT374PW,118 - Nexperia B.V.
Specs
Flip-Flop Type D
Triggering Positive-edge Triggered
Supply Voltage 5V; 4.5 - 5.5
View Details
5 suppliers