Nexperia B.V. Low-power D-type flip-flop; positive-edge trigger 74AUP1G80GM,115

Request a Quote Datasheet

Suppliers

Company
Product
Description
Supplier Links
Low-power D-type flip-flop; positive-edge trigger - 74AUP1G80GM,115 - Nexperia B.V.
Nijmegen, Netherlands
Low-power D-type flip-flop; positive-edge trigger
74AUP1G80GM,115
Low-power D-type flip-flop; positive-edge trigger 74AUP1G80GM,115
The 74AUP1G80 is a single positive-edge triggered D-type flip-flop. Data at the D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition will be stored in the flip-flop and its complement will appear at the Q output. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down. Features and benefits Wide supply voltage range from 0.8 V to 3.6 V CMOS low power dissipation High noise immunity Complies with JEDEC standards: JESD8-12 (0.8 V to 1.3 V) JESD8-11 (0.9 V to 1.65 V) JESD8-7 (1.65 V to 1.95 V) JESD8-5 (2.3 V to 2.7 V) JESD8C (2.7 V to 3.6 V) ESD protection: HBM JESD22-A114F exceeds 5000 V MM JESD22-A115-A exceeds 200 V CDM JESD22-C101E exceeds 1000 V Low static power consumption; ICC = 0.9 μA (maximum) Latch-up performance exceeds 100 mA per JESD 78 Class II Overvoltage tolerant inputs to 3.6 V Low noise overshoot and undershoot < 10 % of VCC IOFF circuitry provides partial Power-down mode operation Multiple package options Specified from -40 °C to +85 °C and -40 °C to +125 °C

The 74AUP1G80 is a single positive-edge triggered D-type flip-flop. Data at the D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition will be stored in the flip-flop and its complement will appear at the Q output. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

Features and benefits

  • Wide supply voltage range from 0.8 V to 3.6 V
  • CMOS low power dissipation
  • High noise immunity
  • Complies with JEDEC standards:
    • JESD8-12 (0.8 V to 1.3 V)
    • JESD8-11 (0.9 V to 1.65 V)
    • JESD8-7 (1.65 V to 1.95 V)
    • JESD8-5 (2.3 V to 2.7 V)
    • JESD8C (2.7 V to 3.6 V)
  • ESD protection:
    • HBM JESD22-A114F exceeds 5000 V
    • MM JESD22-A115-A exceeds 200 V
    • CDM JESD22-C101E exceeds 1000 V
  • Low static power consumption; ICC = 0.9 μA (maximum)
  • Latch-up performance exceeds 100 mA per JESD 78 Class II
  • Overvoltage tolerant inputs to 3.6 V
  • Low noise overshoot and undershoot < 10 % of VCC
  • IOFF circuitry provides partial Power-down mode operation
  • Multiple package options
  • Specified from -40 °C to +85 °C and -40 °C to +125 °C
Supplier's Site Datasheet
 - 74AUP1G80GM,115 - Rochester Electronics
Newburyport, MA, United States
Nexperia 74AUP1G80GM - D Flip-Flop, AUP/ULP/V Series, 1-Func, Positive Edge Triggered, 1-Bit, Inverted Output, SON-6

Nexperia 74AUP1G80GM - D Flip-Flop, AUP/ULP/V Series, 1-Func, Positive Edge Triggered, 1-Bit, Inverted Output, SON-6

Supplier's Site Datasheet
Logic - Flip Flops - 74AUP1G80GM,115 - Lingto Electronic Limited
Shenzhen, China
Logic - Flip Flops
74AUP1G80GM,115
Logic - Flip Flops 74AUP1G80GM,115
IC FF D-TYPE SNGL 1BIT 6XSON

IC FF D-TYPE SNGL 1BIT 6XSON

Supplier's Site Datasheet
Flip Flops - 1727-6841-2-ND - DigiKey
Thief River Falls, MN, United States
Flip Flops
1727-6841-2-ND
Flip Flops 1727-6841-2-ND
IC FF D-TYPE SNGL 1BIT 6XSON

IC FF D-TYPE SNGL 1BIT 6XSON

Supplier's Site Datasheet
Flip Flops - 1727-6841-1-ND - DigiKey
Thief River Falls, MN, United States
Flip Flops
1727-6841-1-ND
Flip Flops 1727-6841-1-ND
IC FF D-TYPE SNGL 1BIT 6XSON

IC FF D-TYPE SNGL 1BIT 6XSON

Supplier's Site Datasheet
Flip Flops - 1727-6841-6-ND - DigiKey
Thief River Falls, MN, United States
Flip Flops
1727-6841-6-ND
Flip Flops 1727-6841-6-ND
IC FF D-TYPE SNGL 1BIT 6XSON

IC FF D-TYPE SNGL 1BIT 6XSON

Supplier's Site Datasheet

Technical Specifications

  Nexperia B.V. Rochester Electronics Lingto Electronic Limited DigiKey
Product Category Flip-Flops Flip-Flops Flip-Flops Flip-Flops
Product Number 74AUP1G80GM,115 74AUP1G80GM,115 74AUP1G80GM,115 1727-6841-2-ND
Product Name Low-power D-type flip-flop; positive-edge trigger Logic - Flip Flops Flip Flops
Flip-Flop Type D D D
Triggering Positive-edge Triggered Positive-edge Triggered Positive-edge Triggered
Supply Voltage 0.8 - 3.6 0.8V ~ 3.6V
Features ESD Protection
Propagation Delay 9.1 ns 6.4 ns
Unlock Full Specs
to access all available technical data

Similar Products

Octal D-type flip-flop; positive edge-trigger; 3-state - 74HC574BQX - Nexperia B.V.
Specs
Flip-Flop Type D
Triggering Positive-edge Triggered
Supply Voltage 2.5V; 3V; 3.3V; 3.6V; 5V; 2.0 - 6.0
View Details
2 suppliers
Octal D-type flip-flop; positive-edge trigger; 3-state - 74AHCT574BQ,115 - Nexperia B.V.
Specs
Flip-Flop Type D
Triggering Positive-edge Triggered
Supply Voltage 5V; 4.5 - 5.5
View Details
3 suppliers
Octal D-type flip-flop with data enable; positive-edge trigger - 74LVC377PW,118 - Nexperia B.V.
Specs
Flip-Flop Type D
Triggering Positive-edge Triggered
Supply Voltage 1.2V; 1.5V; 1.8V; 2.5V; 3V; 3.3V; 3.6V; 1.2 - 3.6
View Details
5 suppliers
Dual D-type flip-flop with set and reset; positive edge-trigger - 74HC74BQ,115 - Nexperia B.V.
Specs
Flip-Flop Type D
Triggering Positive-edge Triggered
Supply Voltage 2.5V; 3V; 3.3V; 3.6V; 5V; 2.0 - 6.0
View Details
6 suppliers