Nexperia B.V. Presettable synchronous 4-bit binary counter; asynchronous reset 74LVC161D,118

Description
The 74LVC161 is a synchronous presettable binary counter with an internal look-head carry. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (CP). The outputs (Q0 to Q3) of the counters may be preset HIGH or LOW. A LOW at the parallel enable input (PE) disables the counting action and causes the data at the data inputs (D0 to D3) to be loaded into the counter on the positive-going edge of the clock. Preset takes place regardless of the levels at count enable inputs (CEP and CET). A LOW at the master reset input (MR) sets Q0 to Q3 LOW regardless of the levels at input pins CP, PE, CET and CEP (thus providing an asynchronous clear function). The look-ahead carry simplifies serial cascading of the counters. Both CEP and CET must be HIGH to count. The CET input is fed forward to enable the terminal count output (TC). The TC output thus enabled will produce a HIGH output pulse of a duration approximately equal to a HIGH output of Q0. This pulse can be used to enable the next cascaded stage. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. Features and benefits Overvoltage tolerant inputs to 5.5 V Wide supply voltage range from 1.2 V to 3.6 V CMOS low power dissipation Direct interface with TTL levels Asynchronous reset Synchronous counting and loading Two count enable inputs for n-bit cascading Positive edge-triggered clock Complies with JEDEC standard: JESD8-7A (1.65 V to 1.95 V) JESD8-5A (2.3 V to 2.7 V) JESD8-C/JESD36 (2.7 V to 3.6 V) ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V Specified from -40 °C to +85 °C and -40 °C to +125 °C
Request a Quote Datasheet
Description
The 74LVC161 is a synchronous presettable binary counter with an internal look-head carry. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (CP). The outputs (Q0 to Q3) of the counters may be preset HIGH or LOW. A LOW at the parallel enable input (PE) disables the counting action and causes the data at the data inputs (D0 to D3) to be loaded into the counter on the positive-going edge of the clock. Preset takes place regardless of the levels at count enable inputs (CEP and CET). A LOW at the master reset input (MR) sets Q0 to Q3 LOW regardless of the levels at input pins CP, PE, CET and CEP (thus providing an asynchronous clear function). The look-ahead carry simplifies serial cascading of the counters. Both CEP and CET must be HIGH to count. The CET input is fed forward to enable the terminal count output (TC). The TC output thus enabled will produce a HIGH output pulse of a duration approximately equal to a HIGH output of Q0. This pulse can be used to enable the next cascaded stage. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. Features and benefits Overvoltage tolerant inputs to 5.5 V Wide supply voltage range from 1.2 V to 3.6 V CMOS low power dissipation Direct interface with TTL levels Asynchronous reset Synchronous counting and loading Two count enable inputs for n-bit cascading Positive edge-triggered clock Complies with JEDEC standard: JESD8-7A (1.65 V to 1.95 V) JESD8-5A (2.3 V to 2.7 V) JESD8-C/JESD36 (2.7 V to 3.6 V) ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V Specified from -40 °C to +85 °C and -40 °C to +125 °C
Request a Quote Datasheet

Suppliers

Company
Product
Description
Supplier Links
Presettable synchronous 4-bit binary counter; asynchronous reset - 74LVC161D,118 - Nexperia B.V.
Nijmegen, Netherlands
Presettable synchronous 4-bit binary counter; asynchronous reset
74LVC161D,118
Presettable synchronous 4-bit binary counter; asynchronous reset 74LVC161D,118
The 74LVC161 is a synchronous presettable binary counter with an internal look-head carry. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (CP). The outputs (Q0 to Q3) of the counters may be preset HIGH or LOW. A LOW at the parallel enable input (PE) disables the counting action and causes the data at the data inputs (D0 to D3) to be loaded into the counter on the positive-going edge of the clock. Preset takes place regardless of the levels at count enable inputs (CEP and CET). A LOW at the master reset input (MR) sets Q0 to Q3 LOW regardless of the levels at input pins CP, PE, CET and CEP (thus providing an asynchronous clear function). The look-ahead carry simplifies serial cascading of the counters. Both CEP and CET must be HIGH to count. The CET input is fed forward to enable the terminal count output (TC). The TC output thus enabled will produce a HIGH output pulse of a duration approximately equal to a HIGH output of Q0. This pulse can be used to enable the next cascaded stage. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. Features and benefits Overvoltage tolerant inputs to 5.5 V Wide supply voltage range from 1.2 V to 3.6 V CMOS low power dissipation Direct interface with TTL levels Asynchronous reset Synchronous counting and loading Two count enable inputs for n-bit cascading Positive edge-triggered clock Complies with JEDEC standard: JESD8-7A (1.65 V to 1.95 V) JESD8-5A (2.3 V to 2.7 V) JESD8-C/JESD36 (2.7 V to 3.6 V) ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V Specified from -40 °C to +85 °C and -40 °C to +125 °C

The 74LVC161 is a synchronous presettable binary counter with an internal look-head carry. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (CP). The outputs (Q0 to Q3) of the counters may be preset HIGH or LOW. A LOW at the parallel enable input (PE) disables the counting action and causes the data at the data inputs (D0 to D3) to be loaded into the counter on the positive-going edge of the clock. Preset takes place regardless of the levels at count enable inputs (CEP and CET). A LOW at the master reset input (MR) sets Q0 to Q3 LOW regardless of the levels at input pins CP, PE, CET and CEP (thus providing an asynchronous clear function). The look-ahead carry simplifies serial cascading of the counters. Both CEP and CET must be HIGH to count. The CET input is fed forward to enable the terminal count output (TC). The TC output thus enabled will produce a HIGH output pulse of a duration approximately equal to a HIGH output of Q0. This pulse can be used to enable the next cascaded stage.

Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.

Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

Features and benefits

  • Overvoltage tolerant inputs to 5.5 V
  • Wide supply voltage range from 1.2 V to 3.6 V
  • CMOS low power dissipation
  • Direct interface with TTL levels
  • Asynchronous reset
  • Synchronous counting and loading
  • Two count enable inputs for n-bit cascading
  • Positive edge-triggered clock
  • Complies with JEDEC standard:
    • JESD8-7A (1.65 V to 1.95 V)
    • JESD8-5A (2.3 V to 2.7 V)
    • JESD8-C/JESD36 (2.7 V to 3.6 V)
  • ESD protection:
    • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
    • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Specified from -40 °C to +85 °C and -40 °C to +125 °C
Supplier's Site Datasheet
 - 74LVC161D,118 - Rochester Electronics
Newburyport, MA, United States
Binary Counter, LVC/LCX/Z Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, CMOS, PDSO16

Binary Counter, LVC/LCX/Z Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, CMOS, PDSO16

Supplier's Site Datasheet
Logic - Logic - Counters, Dividers - 74LVC161D,118 - 765638-74LVC161D,118 - Win Source Electronics
Laguna Hills, CA, United States
Logic - Logic - Counters, Dividers - 74LVC161D,118
765638-74LVC161D,118
Logic - Logic - Counters, Dividers - 74LVC161D,118 765638-74LVC161D,118
Manufacturer: Nexperia USA Inc. Win Source Part Number: 765638-74LVC161D,118 Series: 74LVC Packaging: Reel package Operating Temperature Range: -40°C ~ 125°C Package: 16-SOIC (0.154", 3.90mm Width) Mounting: SMD Logic Type: Binary Counter Operating Supply Voltage: 1.2 V ~ 3.6 V Number of Elements: 1 Number of Bits per Element: 4 Direction: Up Reset: Asynchronous Timing: Synchronous Count Rate: 150MHz Family Name: 74LVC161 Categories: Integrated Circuits (ICs) Manufacturer Package: 16-SO Alternative Parts (Cross-Reference): 74LVC161ADC8; 74LVC161ADC; 74LVC161PW; Introduction Date: August 23, 1996 ECCN: EAR99 Country of Origin: Thailand Estimated EOL Date: 2027 Halogen Free: Compliant Popularity: Medium Fake Threat In the Open Market: 37 pct. Supply and Demand Status: Limited

Manufacturer: Nexperia USA Inc.
Win Source Part Number: 765638-74LVC161D,118
Series: 74LVC
Packaging: Reel package
Operating Temperature Range: -40°C ~ 125°C
Package: 16-SOIC (0.154", 3.90mm Width)
Mounting: SMD
Logic Type: Binary Counter
Operating Supply Voltage: 1.2 V ~ 3.6 V
Number of Elements: 1
Number of Bits per Element: 4
Direction: Up
Reset: Asynchronous
Timing: Synchronous
Count Rate: 150MHz
Family Name: 74LVC161
Categories: Integrated Circuits (ICs)
Manufacturer Package: 16-SO
Alternative Parts (Cross-Reference): 74LVC161ADC8; 74LVC161ADC; 74LVC161PW;
Introduction Date: August 23, 1996
ECCN: EAR99
Country of Origin: Thailand
Estimated EOL Date: 2027
Halogen Free: Compliant
Popularity: Medium
Fake Threat In the Open Market: 37 pct.
Supply and Demand Status: Limited

Buy Now Datasheet
Counters, Dividers - 1727-5980-2-ND - DigiKey
Thief River Falls, MN, United States
Counters, Dividers
1727-5980-2-ND
Counters, Dividers 1727-5980-2-ND
Counter IC Binary Counter 1 Element 4 Bit Positive Edge 16-SO

Counter IC Binary Counter 1 Element 4 Bit Positive Edge 16-SO

Buy Now Datasheet
Counters, Dividers - 1727-5980-1-ND - DigiKey
Thief River Falls, MN, United States
Counters, Dividers
1727-5980-1-ND
Counters, Dividers 1727-5980-1-ND
Counter IC Binary Counter 1 Element 4 Bit Positive Edge 16-SO

Counter IC Binary Counter 1 Element 4 Bit Positive Edge 16-SO

Buy Now Datasheet
Counters, Dividers - 1727-5980-6-ND - DigiKey
Thief River Falls, MN, United States
Counters, Dividers
1727-5980-6-ND
Counters, Dividers 1727-5980-6-ND
Counter IC Binary Counter 1 Element 4 Bit Positive Edge 16-SO

Counter IC Binary Counter 1 Element 4 Bit Positive Edge 16-SO

Buy Now Datasheet
Integrated Circuits (ICs) - Logic - Counters, Dividers - 74LVC161D,118 - Shenzhen Shengyu Electronics Technology Limited
Futian, China
Integrated Circuits (ICs) - Logic - Counters, Dividers
74LVC161D,118
Integrated Circuits (ICs) - Logic - Counters, Dividers 74LVC161D,118
IC BINARY COUNTER 4-BIT 16SO

IC BINARY COUNTER 4-BIT 16SO

Supplier's Site
Logic - Counters, Dividers - 74LVC161D,118 - Lingto Electronic Limited
Shenzhen, China
Logic - Counters, Dividers
74LVC161D,118
Logic - Counters, Dividers 74LVC161D,118
IC SYNC 4BIT BIN COUNTER 16SOIC

IC SYNC 4BIT BIN COUNTER 16SOIC

Supplier's Site Datasheet
Counters, Dividers - 74LVC161D,118 - Quarktwin Technology Ltd.
Shenzhen, Guangdong, China
Counters, Dividers
74LVC161D,118
Counters, Dividers 74LVC161D,118
Counter IC Binary Counter 1 Element 4 Bit Positive Edge 16-SO

Counter IC Binary Counter 1 Element 4 Bit Positive Edge 16-SO

Buy Now Datasheet

Technical Specifications

  Nexperia B.V. Rochester Electronics Win Source Electronics DigiKey Shenzhen Shengyu Electronics Technology Limited Lingto Electronic Limited Quarktwin Technology Ltd.
Product Category Logic Counters Logic Counters Logic Counters Logic Counters Logic Counters Logic Counters Logic Counters
Product Number 74LVC161D,118 74LVC161D,118 765638-74LVC161D,118 1727-5980-2-ND 74LVC161D,118 74LVC161D,118 74LVC161D,118
Product Name Presettable synchronous 4-bit binary counter; asynchronous reset Logic - Logic - Counters, Dividers - 74LVC161D,118 Counters, Dividers Integrated Circuits (ICs) - Logic - Counters, Dividers Logic - Counters, Dividers Counters, Dividers
Features ESD Protection
Counter Category Synchronous; Asynchronous Synchronous Synchronous; Asynchronous Synchronous
Supply Voltage +6.5 1.2 V ~ 3.6 V 1.2 V ~ 3.6 V
Package Type SOT109-1 SOT109-1 SOT109 SOIC SOIC; "16-SOIC (0.154"", 3.90mm Width)" SOIC SOIC; 16-SOIC (0.154\", 3.90mm Width)
Operating Temperature 125 C (257 F) -40 to 125 C (-40 to 257 F) -40 to 125 C (-40 to 257 F) -40 to 125 C (-40 to 257 F) -40 to 125 C (-40 to 257 F)
Unlock Full Specs
to access all available technical data

Similar Products

Counters, Dividers - 1727-3469-ND - DigiKey
Specs
Counter Type MOD-N
Counter Category Asynchronous
Counter Direction UP
View Details
4 suppliers
 - 74HC4520PW/S400 - Rochester Electronics
Nexperia B.V.
Specs
Counter Category Synchronous
Package Type SOT403
View Details
8-bit binary counter with output register; 3-state - 74HC590PW,118 - Nexperia B.V.
Specs
Output Characteristics 3-State
Features ESD Protection
Supply Voltage +7.0
View Details
7 suppliers
Counters, Dividers - 74HC4017DB,118-ND - DigiKey
Specs
Counter Type BCD/Decade Counter
Counter Category Synchronous; Asynchronous
Counter Direction UP
View Details
4 suppliers