Microchip Technology, Inc. 1:8 LVPECL Fanout Buffer ZL40206

Description
The ZL40206 is an LVPECL clock fanout buffer with eight output clock drivers capable of operating at frequencies up to 750MHz. Inputs to the ZL40206 are externally terminated to allow use of precision termination components and to allow full flexibility of input termination. The ZL40206 can accept DC or AC coupled LVPECL, LVDS, CML or HCSL input signals; single ended input signals can also be accepted. A pin compatible device with internal termination is also available. The ZL40206 is designed to fan out low-jitter reference clocks for wired or optical communications applications while adding minimal jitter to the clock signal. An internal linear power supply regulator and bulk capacitors minimize additive jitter due to power supply noise. The device operates from 2.5V+/-5% or 3.3V+/-5% supply. Its operation is guaranteed over the industrial temperature range -40°C to +85°C. Additional Features Ultra low additive jitter of 38 fs RMS Accepts differential or single-ended input: LVPECL, LVDS, CML, HCSL, LVCMOS Eight precision LVPECL outputs Operating frequency up to 750 MHz Options for 2.5 V or 3.3 V power supply with core current consumption of 122 mA On-chip Low Drop Out (LDO) Regulator for superior power supply rejection
Datasheet
Description
The ZL40206 is an LVPECL clock fanout buffer with eight output clock drivers capable of operating at frequencies up to 750MHz. Inputs to the ZL40206 are externally terminated to allow use of precision termination components and to allow full flexibility of input termination. The ZL40206 can accept DC or AC coupled LVPECL, LVDS, CML or HCSL input signals; single ended input signals can also be accepted. A pin compatible device with internal termination is also available. The ZL40206 is designed to fan out low-jitter reference clocks for wired or optical communications applications while adding minimal jitter to the clock signal. An internal linear power supply regulator and bulk capacitors minimize additive jitter due to power supply noise. The device operates from 2.5V+/-5% or 3.3V+/-5% supply. Its operation is guaranteed over the industrial temperature range -40°C to +85°C. Additional Features Ultra low additive jitter of 38 fs RMS Accepts differential or single-ended input: LVPECL, LVDS, CML, HCSL, LVCMOS Eight precision LVPECL outputs Operating frequency up to 750 MHz Options for 2.5 V or 3.3 V power supply with core current consumption of 122 mA On-chip Low Drop Out (LDO) Regulator for superior power supply rejection
Datasheet

Suppliers

Company
Product
Description
Supplier Links
1:8 LVPECL Fanout Buffer - ZL40206 - Microchip Technology, Inc.
Chandler, AZ, United States
1:8 LVPECL Fanout Buffer
ZL40206
1:8 LVPECL Fanout Buffer ZL40206
The ZL40206 is an LVPECL clock fanout buffer with eight output clock drivers capable of operating at frequencies up to 750MHz. Inputs to the ZL40206 are externally terminated to allow use of precision termination components and to allow full flexibility of input termination. The ZL40206 can accept DC or AC coupled LVPECL, LVDS, CML or HCSL input signals; single ended input signals can also be accepted. A pin compatible device with internal termination is also available. The ZL40206 is designed to fan out low-jitter reference clocks for wired or optical communications applications while adding minimal jitter to the clock signal. An internal linear power supply regulator and bulk capacitors minimize additive jitter due to power supply noise. The device operates from 2.5V+/-5% or 3.3V+/-5% supply. Its operation is guaranteed over the industrial temperature range -40°C to +85°C. Additional Features Ultra low additive jitter of 38 fs RMS Accepts differential or single-ended input: LVPECL, LVDS, CML, HCSL, LVCMOS Eight precision LVPECL outputs Operating frequency up to 750 MHz Options for 2.5 V or 3.3 V power supply with core current consumption of 122 mA On-chip Low Drop Out (LDO) Regulator for superior power supply rejection

The ZL40206 is an LVPECL clock fanout buffer with eight output clock drivers capable of operating at frequencies up to 750MHz.

Inputs to the ZL40206 are externally terminated to allow use of precision termination components and to allow full flexibility of input termination. The ZL40206 can accept DC or AC coupled LVPECL, LVDS, CML or HCSL input signals; single ended input signals can also be accepted. A pin compatible device with internal termination is also available.

The ZL40206 is designed to fan out low-jitter reference clocks for wired or optical communications applications while adding minimal jitter to the clock signal. An internal linear power supply regulator and bulk capacitors minimize additive jitter due to power supply noise. The device operates from 2.5V+/-5% or 3.3V+/-5% supply. Its operation is guaranteed over the industrial temperature range -40°C to +85°C.

Additional Features

  • Ultra low additive jitter of 38 fs RMS
  • Accepts differential or single-ended input: LVPECL, LVDS, CML, HCSL, LVCMOS
  • Eight precision LVPECL outputs
  • Operating frequency up to 750 MHz
  • Options for 2.5 V or 3.3 V power supply with core current consumption of 122 mA
  • On-chip Low Drop Out (LDO) Regulator for superior power supply rejection
Supplier's Site Datasheet

Technical Specifications

  Microchip Technology, Inc.
Product Category Amplifier and Comparator Chips
Product Number ZL40206
Product Name 1:8 LVPECL Fanout Buffer
Package Type ['VQFN']
Unlock Full Specs
to access all available technical data

Similar Products

16-24 GHz (Ku, K Band) Driver Amplifier - CMD291 - Qorvo
Specs
Standards and Certifications RoHS
Package Type Die
Operating Range Military
View Details
Isolating amplifiers - 857-416 - WAGO
Specs
Device Type Isolaltion Amplifiers
View Details
Log Amplifiers and DLVA - STDLVA-90001 - Crane Aerospace & Electronics
Crane Aerospace & Electronics
Specs
Device Type Log Amplifiers
View Details
Op Amps - 2484244 - RS Components, Ltd.
RS Components, Ltd.
Specs
Device Type Operational Amplifiers
Standards and Certifications RoHS
Package Type DMP8
View Details