Microchip Technology, Inc. 1-Ch Low Cost Network Synchronizer ZL30621

Description
The ZL30621 is a fully compliant SEC (G.813) and EEC (G.8262) single channel Network Synchronizer with ultra-low jitter performance of 250fs RMS. The device accepts up to 3 input references and generates up to 3 differential or 6 single-ended CMOS output clocks . An integrated digital phase locked loop (DPLL) with programmable loop bandwidth from 0.1Hz to 10Hz provides G.8262 compliance including hitless reference switching, holdover and jitter filtering. An integrated fractional-N analog PLL (APLL) generates ultra-low jitter output clocks programmable to any frequency between <1Hz to 1035MHz. Click here for secure documentation Additional Features Input Clocks Three inputs, two differential/CMOS, one CMOS Any input frequency from 8kHz to 1250MHz (8kHz to 300MHz for CMOS) Per input activity and frequency monitoring Automatic or manual reference switching Low-Bandwidth DPLL ITU-T G.813/G.8262 compliance (options 1 & 2) Low- jitter operation from any ≥10MHz TCXO Master clock jitter attenuator reduces cost by removing TCXO/OCXO low-jitter requirement Programmable bandwidth, 0.1Hz to 10Hz Attenuates jitter up to several UI Hitless Reference Switching High-resolution holdover averaging Digitally controlled phase adjustment Low-Jitter Fractional-N APLL and 3 Output Clocks Any output frequency from <1Hz to 1035MHz High resolution fractional frequency conversion with 0ppm error Encapsulated design requires no external VCXO or loop filter components Each output has independent dividers Output jitter as low as 0.25ps RMS (12kHz - 20MHz integration band) Each output is CML or 2 x CMOS, can interface to LVDS, LVPECL, HSTL, SSTL and HCSL In 2 x CMOS mode, the P and N pins can be different frequencies (e.g. 125MHz and 25MHz) Per-output supply pin with CMOS output voltages from 1.5V to 3.3V Precise output alignment circuitry and per-output phase adjustment Per-output enable/disable and glitchless start/stop (stop high or low) General Features Automatic self-configuration at power-up from internal EEPROM: up to four pin selectable configurations Numerically controlled oscillator mode Input-to-output phase alignment with external feedback SPI or I2C processor interface Easy-to-use evaluation software 64 pin 5 x 10mm LGA package
  • 1-Ch Low Cost Network Synchronizer - ZL30621 - Microchip Technology, Inc.
    Microchip Technology, Inc.
Datasheet
Description
The ZL30621 is a fully compliant SEC (G.813) and EEC (G.8262) single channel Network Synchronizer with ultra-low jitter performance of 250fs RMS. The device accepts up to 3 input references and generates up to 3 differential or 6 single-ended CMOS output clocks . An integrated digital phase locked loop (DPLL) with programmable loop bandwidth from 0.1Hz to 10Hz provides G.8262 compliance including hitless reference switching, holdover and jitter filtering. An integrated fractional-N analog PLL (APLL) generates ultra-low jitter output clocks programmable to any frequency between <1Hz to 1035MHz. Click here for secure documentation Additional Features Input Clocks Three inputs, two differential/CMOS, one CMOS Any input frequency from 8kHz to 1250MHz (8kHz to 300MHz for CMOS) Per input activity and frequency monitoring Automatic or manual reference switching Low-Bandwidth DPLL ITU-T G.813/G.8262 compliance (options 1 & 2) Low- jitter operation from any ≥10MHz TCXO Master clock jitter attenuator reduces cost by removing TCXO/OCXO low-jitter requirement Programmable bandwidth, 0.1Hz to 10Hz Attenuates jitter up to several UI Hitless Reference Switching High-resolution holdover averaging Digitally controlled phase adjustment Low-Jitter Fractional-N APLL and 3 Output Clocks Any output frequency from <1Hz to 1035MHz High resolution fractional frequency conversion with 0ppm error Encapsulated design requires no external VCXO or loop filter components Each output has independent dividers Output jitter as low as 0.25ps RMS (12kHz - 20MHz integration band) Each output is CML or 2 x CMOS, can interface to LVDS, LVPECL, HSTL, SSTL and HCSL In 2 x CMOS mode, the P and N pins can be different frequencies (e.g. 125MHz and 25MHz) Per-output supply pin with CMOS output voltages from 1.5V to 3.3V Precise output alignment circuitry and per-output phase adjustment Per-output enable/disable and glitchless start/stop (stop high or low) General Features Automatic self-configuration at power-up from internal EEPROM: up to four pin selectable configurations Numerically controlled oscillator mode Input-to-output phase alignment with external feedback SPI or I2C processor interface Easy-to-use evaluation software 64 pin 5 x 10mm LGA package
Datasheet

Suppliers

Company
Product
Description
Supplier Links
1-Ch Low Cost Network Synchronizer - ZL30621 - Microchip Technology, Inc.
Microchip Technology, Inc.
Chandler, AZ, United States
1-Ch Low Cost Network Synchronizer
ZL30621
1-Ch Low Cost Network Synchronizer ZL30621
The ZL30621 is a fully compliant SEC (G.813) and EEC (G.8262) single channel Network Synchronizer with ultra-low jitter performance of 250fs RMS. The device accepts up to 3 input references and generates up to 3 differential or 6 single-ended CMOS output clocks . An integrated digital phase locked loop (DPLL) with programmable loop bandwidth from 0.1Hz to 10Hz provides G.8262 compliance including hitless reference switching, holdover and jitter filtering. An integrated fractional-N analog PLL (APLL) generates ultra-low jitter output clocks programmable to any frequency between <1Hz to 1035MHz. Click here for secure documentation Additional Features Input Clocks Three inputs, two differential/CMOS, one CMOS Any input frequency from 8kHz to 1250MHz (8kHz to 300MHz for CMOS) Per input activity and frequency monitoring Automatic or manual reference switching Low-Bandwidth DPLL ITU-T G.813/G.8262 compliance (options 1 & 2) Low- jitter operation from any ≥10MHz TCXO Master clock jitter attenuator reduces cost by removing TCXO/OCXO low-jitter requirement Programmable bandwidth, 0.1Hz to 10Hz Attenuates jitter up to several UI Hitless Reference Switching High-resolution holdover averaging Digitally controlled phase adjustment Low-Jitter Fractional-N APLL and 3 Output Clocks Any output frequency from <1Hz to 1035MHz High resolution fractional frequency conversion with 0ppm error Encapsulated design requires no external VCXO or loop filter components Each output has independent dividers Output jitter as low as 0.25ps RMS (12kHz - 20MHz integration band) Each output is CML or 2 x CMOS, can interface to LVDS, LVPECL, HSTL, SSTL and HCSL In 2 x CMOS mode, the P and N pins can be different frequencies (e.g. 125MHz and 25MHz) Per-output supply pin with CMOS output voltages from 1.5V to 3.3V Precise output alignment circuitry and per-output phase adjustment Per-output enable/disable and glitchless start/stop (stop high or low) General Features Automatic self-configuration at power-up from internal EEPROM: up to four pin selectable configurations Numerically controlled oscillator mode Input-to-output phase alignment with external feedback SPI or I2C processor interface Easy-to-use evaluation software 64 pin 5 x 10mm LGA package

The ZL30621 is a fully compliant SEC (G.813) and EEC (G.8262) single channel Network Synchronizer with ultra-low jitter performance of 250fs RMS. The device accepts up to 3 input references and generates up to 3 differential or 6 single-ended CMOS output clocks . An integrated digital phase locked loop (DPLL) with programmable loop bandwidth from 0.1Hz to 10Hz provides G.8262 compliance including hitless reference switching, holdover and jitter filtering. An integrated fractional-N analog PLL (APLL) generates ultra-low jitter output clocks programmable to any frequency between <1Hz to 1035MHz.

Click here for secure documentation

Additional Features

  • Input Clocks
    • Three inputs, two differential/CMOS, one CMOS
    • Any input frequency from 8kHz to 1250MHz (8kHz to 300MHz for CMOS)
    • Per input activity and frequency monitoring
    • Automatic or manual reference switching
  • Low-Bandwidth DPLL
    • ITU-T G.813/G.8262 compliance (options 1 & 2)
    • Low- jitter operation from any ≥10MHz TCXO
    • Master clock jitter attenuator reduces cost by removing TCXO/OCXO low-jitter requirement
    • Programmable bandwidth, 0.1Hz to 10Hz
    • Attenuates jitter up to several UI
    • Hitless Reference Switching
    • High-resolution holdover averaging
    • Digitally controlled phase adjustment
  • Low-Jitter Fractional-N APLL and 3 Output Clocks
    • Any output frequency from <1Hz to 1035MHz
    • High resolution fractional frequency conversion with 0ppm error
    • Encapsulated design requires no external VCXO or loop filter components
    • Each output has independent dividers
    • Output jitter as low as 0.25ps RMS (12kHz - 20MHz integration band)
    • Each output is CML or 2 x CMOS, can interface to LVDS, LVPECL, HSTL, SSTL and HCSL
    • In 2 x CMOS mode, the P and N pins can be different frequencies (e.g. 125MHz and 25MHz)
    • Per-output supply pin with CMOS output voltages from 1.5V to 3.3V
    • Precise output alignment circuitry and per-output phase adjustment
    • Per-output enable/disable and glitchless start/stop (stop high or low)
  • General Features
    • Automatic self-configuration at power-up from internal EEPROM: up to four pin selectable configurations
    • Numerically controlled oscillator mode
    • Input-to-output phase alignment with external feedback
    • SPI or I2C processor interface
    • Easy-to-use evaluation software
    • 64 pin 5 x 10mm LGA package
Supplier's Site Datasheet

Technical Specifications

  Microchip Technology, Inc.
Product Category Network Clock Sources
Product Number ZL30621
Product Name 1-Ch Low Cost Network Synchronizer
Unlock Full Specs
to access all available technical data

Related Documents

Similar Products