Microchip Technology, Inc. 5V Triple ECL/LVECL-to-PECL/LVPECL Translator SY100EL91

Description
The SY100EL91 is a triple PECL-to-ECL translator. It receives standard voltage PECL signals and translates them to different ECL output signals.A VBB output is provided for interfacing with single ended PECL signals at the input. If a single ended input is to be used, the VBB output should be connected to the D input. The active signal would then drive the D input.When used, the VBB output should be bypassed to ground via a 0.01µF capacitor. The VBB output is designed to act as the switching reference for the EL91 under single ended input switching conditions. As a result this pin can only source/sink up to 0.5mA of current.To accomplish the level translation the EL91 requires three power rails. The VCC supply should be connected to the positive supply, and the VEE pin should be connected to the negative power supply. The GND pins as expected are connected to the system ground plane. Both VEE and VCC should be bypassed to ground via 0.01µF capacitors.Under open input conditions, the D input will be biased at VCC/2 and the D input will be pulled to GND. This condition will force the Q output to a LOW, ensuring stability. Additional Features 620ps typical propagation delay Fully differential design Supports standard operation Available in 20-pin SOIC package
Description
The SY100EL91 is a triple PECL-to-ECL translator. It receives standard voltage PECL signals and translates them to different ECL output signals.A VBB output is provided for interfacing with single ended PECL signals at the input. If a single ended input is to be used, the VBB output should be connected to the D input. The active signal would then drive the D input.When used, the VBB output should be bypassed to ground via a 0.01µF capacitor. The VBB output is designed to act as the switching reference for the EL91 under single ended input switching conditions. As a result this pin can only source/sink up to 0.5mA of current.To accomplish the level translation the EL91 requires three power rails. The VCC supply should be connected to the positive supply, and the VEE pin should be connected to the negative power supply. The GND pins as expected are connected to the system ground plane. Both VEE and VCC should be bypassed to ground via 0.01µF capacitors.Under open input conditions, the D input will be biased at VCC/2 and the D input will be pulled to GND. This condition will force the Q output to a LOW, ensuring stability. Additional Features 620ps typical propagation delay Fully differential design Supports standard operation Available in 20-pin SOIC package

Suppliers

Company
Product
Description
Supplier Links
5V Triple ECL/LVECL-to-PECL/LVPECL Translator - SY100EL91 - Microchip Technology, Inc.
Chandler, AZ, United States
5V Triple ECL/LVECL-to-PECL/LVPECL Translator
SY100EL91
5V Triple ECL/LVECL-to-PECL/LVPECL Translator SY100EL91
The SY100EL91 is a triple PECL-to-ECL translator. It receives standard voltage PECL signals and translates them to different ECL output signals.A VBB output is provided for interfacing with single ended PECL signals at the input. If a single ended input is to be used, the VBB output should be connected to the D input. The active signal would then drive the D input.When used, the VBB output should be bypassed to ground via a 0.01µF capacitor. The VBB output is designed to act as the switching reference for the EL91 under single ended input switching conditions. As a result this pin can only source/sink up to 0.5mA of current.To accomplish the level translation the EL91 requires three power rails. The VCC supply should be connected to the positive supply, and the VEE pin should be connected to the negative power supply. The GND pins as expected are connected to the system ground plane. Both VEE and VCC should be bypassed to ground via 0.01µF capacitors.Under open input conditions, the D input will be biased at VCC/2 and the D input will be pulled to GND. This condition will force the Q output to a LOW, ensuring stability. Additional Features 620ps typical propagation delay Fully differential design Supports standard operation Available in 20-pin SOIC package

The SY100EL91 is a triple PECL-to-ECL translator. It receives standard voltage PECL signals and translates them to different ECL output signals.A VBB output is provided for interfacing with single ended PECL signals at the input. If a single ended input is to be used, the VBB output should be connected to the D input. The active signal would then drive the D input.When used, the VBB output should be bypassed to ground via a 0.01µF capacitor. The VBB output is designed to act as the switching reference for the EL91 under single ended input switching conditions.
As a result this pin can only source/sink up to 0.5mA of current.To accomplish the level translation the EL91 requires three power rails. The VCC supply should be connected to the positive supply, and the VEE pin should be connected to the negative power supply. The GND pins as expected are connected to the system ground plane. Both VEE and VCC should be bypassed to ground via 0.01µF capacitors.Under open input conditions, the D input will be biased at VCC/2 and the D input will be pulled to GND. This condition will force the Q output to a LOW, ensuring stability.

Additional Features

    • 620ps typical propagation delay
    • Fully differential design
    • Supports standard operation
    • Available in 20-pin SOIC package
Supplier's Site

Technical Specifications

  Microchip Technology, Inc.
Product Category Logic Level Translators
Product Number SY100EL91
Product Name 5V Triple ECL/LVECL-to-PECL/LVPECL Translator
Logic Family ECL; PECL
Unlock Full Specs
to access all available technical data

Similar Products

Logic - Translators, Level Shifters - MC100EL91DW - Lingto Electronic Limited
Specs
Logic Family ECL; PECL; PECL
View Details
Translator ICs - 1904901 - RS Components, Ltd.
RS Components, Ltd.
Specs
Logic Family BiCMOS
Package Type SSOP; Tssop
Output Type 3 state, open drain
View Details
Translators, Level Shifters - 74LVCC3245APWR-P - Quarktwin Technology Ltd.
Specs
Package Type SSOP; TSSOP; 24-TSSOP (0.173\", 4.40mm Width)
Output Type 3-State; Tri-State
Features RoHS
View Details
Translators, Level Shifters - 1727-74AUP1T97GM,132TR-ND - DigiKey
Specs
Package Type 6-XFDFN
Output Type Single-Ended
Operating Temperature -40 to 125 C (-40 to 257 F)
View Details
4 suppliers