Integrated Device Technology 4:2 Differential-to-LVPECL/LVDS Clock Multiplexer 859S0412BGILF

The 859S0412I is a 4:2 Differential-to- LVPECL / LVDS Clock Multiplexer which can operate up to 3GHz. The 859S0412I has 4 selectable differential PCLKx/nPCLKx clock inputs. The PCLKx, nPCLKx input pairs can accept LVPECL , LVDS , CML or SSTL levels. The fully differential architecture and low propagation delay make it ideal for use in clock distribution circuits. The clock select pins have internal pulldown resistors. The CLK_SEL1 pin is the most significant bit and the binary number applied to the select pins will select the same numbered data input (i.e., 00 selects PCLK0 , nPCLK0).