Integrated Device Technology 16Q x36 2M Multi-Queue, 3.3V 72V51456L6BB8

Description
The 72V51456 multi-queue flow-control device is a single chip within which between 1 and 16 discrete FIFO queues can be setup. All queues within the device have common data input bus, (write port) and a common data output bus, (read port). Data written into the write port is directed to a respective queue via an internal de-multiplex operation, addressed by the user. Data read from the read port is accessed from a respective queue via an internal multiplex operation, addressed by the user.
Datasheet
Description
The 72V51456 multi-queue flow-control device is a single chip within which between 1 and 16 discrete FIFO queues can be setup. All queues within the device have common data input bus, (write port) and a common data output bus, (read port). Data written into the write port is directed to a respective queue via an internal de-multiplex operation, addressed by the user. Data read from the read port is accessed from a respective queue via an internal multiplex operation, addressed by the user.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
16Q x36 2M Multi-Queue, 3.3V - 72V51456L6BB8 - Integrated Device Technology
San Jose, CA, USA
16Q x36 2M Multi-Queue, 3.3V
72V51456L6BB8
16Q x36 2M Multi-Queue, 3.3V 72V51456L6BB8
The 72V51456 multi-queue flow-control device is a single chip within which between 1 and 16 discrete FIFO queues can be setup. All queues within the device have common data input bus, (write port) and a common data output bus, (read port). Data written into the write port is directed to a respective queue via an internal de-multiplex operation, addressed by the user. Data read from the read port is accessed from a respective queue via an internal multiplex operation, addressed by the user.

The 72V51456 multi-queue flow-control device is a single chip within which between 1 and 16 discrete FIFO queues can be setup. All queues within the device have common data input bus, (write port) and a common data output bus, (read port). Data written into the write port is directed to a respective queue via an internal de-multiplex operation, addressed by the user. Data read from the read port is accessed from a respective queue via an internal multiplex operation, addressed by the user.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 72V51456L6BB8
Product Name 16Q x36 2M Multi-Queue, 3.3V
Memory Category FIFO
Logic Family TTL
Data Rate 166 MHz
Operating Temperature 0 to 70 C (32 to 158 F)
Density 2048 kbits
Unlock Full Specs
to access all available technical data

Similar Products

SN74V225 1024 x 18 Synchronous FIFO Memory - SN74V225-10PAG - Texas Instruments
Specs
Memory Category FIFO
Package Type TQFP
View Details
5 suppliers
 - 27S35FM/B - Rochester Electronics
Specs
Memory Category PROM
Package Type CFP24
View Details
2 suppliers
Memory - AS5SP128K32 - Micross Components, Inc.
Micross Components, Inc.
Specs
Memory Category SSRAM; SRAM Chip
Operating Temperature -55 to 125 C (-67 to 257 F)
Density 1024 kbits
View Details