Integrated Device Technology 2K x 36 SyncFIFO, 3.3V 72V3653L10PF8

Description
The 72V3653 is a 2K x 36 Sync FIFO memory. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control. Communication between each port may bypass the FIFO via two mailbox registers. The FIFO has Retransmit capability which resets the read pointer to the first memory location. This device can operate in IDT Standard mode or First Word Fall Through mode.
Datasheet
Description
The 72V3653 is a 2K x 36 Sync FIFO memory. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control. Communication between each port may bypass the FIFO via two mailbox registers. The FIFO has Retransmit capability which resets the read pointer to the first memory location. This device can operate in IDT Standard mode or First Word Fall Through mode.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
2K x 36 SyncFIFO, 3.3V - 72V3653L10PF8 - Integrated Device Technology
San Jose, CA, USA
2K x 36 SyncFIFO, 3.3V
72V3653L10PF8
2K x 36 SyncFIFO, 3.3V 72V3653L10PF8
The 72V3653 is a 2K x 36 Sync FIFO memory. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control. Communication between each port may bypass the FIFO via two mailbox registers. The FIFO has Retransmit capability which resets the read pointer to the first memory location. This device can operate in IDT Standard mode or First Word Fall Through mode.

The 72V3653 is a 2K x 36 Sync FIFO memory. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control. Communication between each port may bypass the FIFO via two mailbox registers. The FIFO has Retransmit capability which resets the read pointer to the first memory location. This device can operate in IDT Standard mode or First Word Fall Through mode.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 72V3653L10PF8
Product Name 2K x 36 SyncFIFO, 3.3V
Memory Category FIFO
Logic Family TTL
Data Rate 100 MHz
Operating Temperature 0 to 70 C (32 to 158 F)
Density 72 kbits
Unlock Full Specs
to access all available technical data

Similar Products

Memory - MYXxxSMS0xGPS08PB-4108/x - Micross Components, Inc.
Micross Components, Inc.
Specs
Memory Category MRAM; STT-MRAM
Operating Temperature -55 to 125 C (-67 to 257 F)
Density 32000000 kbits
View Details
SDRAM - 2420776 - RS Components, Ltd.
RS Components, Ltd.
Specs
Memory Category DRAM Chip
Access Time 0.4000 ns
Number of Words 64000 k
View Details
Memory - 71016S15PH - Lingto Electronic Limited
Rochester Electronics
Specs
Memory Category SRAM; SRAM Chip
Access Time 15 ns
Density 1000 kbits
View Details