Integrated Device Technology 512 x 18 SyncFIFO, 3.3V 72V215L10TF8

Description
The 72V215 is a 512 x 18 first-in, first-out memory with clocked read and write controls. It is a 3.3V version of the 72215 FIFO and is applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. It has 18-bit input and output ports. The Read Clock( RCLK ) can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.
Datasheet
Description
The 72V215 is a 512 x 18 first-in, first-out memory with clocked read and write controls. It is a 3.3V version of the 72215 FIFO and is applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. It has 18-bit input and output ports. The Read Clock( RCLK ) can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
512 x 18 SyncFIFO, 3.3V - 72V215L10TF8 - Integrated Device Technology
San Jose, CA, USA
512 x 18 SyncFIFO, 3.3V
72V215L10TF8
512 x 18 SyncFIFO, 3.3V 72V215L10TF8
The 72V215 is a 512 x 18 first-in, first-out memory with clocked read and write controls. It is a 3.3V version of the 72215 FIFO and is applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. It has 18-bit input and output ports. The Read Clock( RCLK ) can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.

The 72V215 is a 512 x 18 first-in, first-out memory with clocked read and write controls. It is a 3.3V version of the 72215 FIFO and is applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. It has 18-bit input and output ports. The Read Clock( RCLK ) can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 72V215L10TF8
Product Name 512 x 18 SyncFIFO, 3.3V
Memory Category FIFO
Logic Family TTL
Data Rate 100 MHz
Operating Temperature 0 to 70 C (32 to 158 F)
Density 9 kbits
Unlock Full Specs
to access all available technical data

Similar Products

Memory - 27S47AFM/B - Quarktwin Technology Ltd.
Rochester Electronics
View Details
3 suppliers
Flash Memory - 1882648P - RS Components, Ltd.
RS Components, Ltd.
Specs
Memory Category Flash
Density 1024000 kbits
Package Type SOIC; SOIC
View Details
5V Memory IC and Storage Component - 774-MT5C2568C-20/XT - ERSAELECTRONICS PTE. LTD.
Specs
Memory Category SRAM Chip
Operating Temperature -55 C (-67 F)
Density 256 kbits
View Details
2 suppliers
Memory - 2551565 - Quarktwin Technology Ltd.
Infineon Technologies AG
View Details
2 suppliers