Integrated Device Technology 256 x 18 SyncFIFO, 3.3V 72V205L15PFGI

Description
The 72V205 is a 256 x 18 first-in, first-out memory with clocked read and write controls. It is a 3.3V version of the 72205 FIFO and is applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. It has 18-bit input and output ports. The Read Clock( RCLK ) can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.
Datasheet
Description
The 72V205 is a 256 x 18 first-in, first-out memory with clocked read and write controls. It is a 3.3V version of the 72205 FIFO and is applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. It has 18-bit input and output ports. The Read Clock( RCLK ) can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
256 x 18 SyncFIFO, 3.3V - 72V205L15PFGI - Integrated Device Technology
San Jose, CA, USA
256 x 18 SyncFIFO, 3.3V
72V205L15PFGI
256 x 18 SyncFIFO, 3.3V 72V205L15PFGI
The 72V205 is a 256 x 18 first-in, first-out memory with clocked read and write controls. It is a 3.3V version of the 72205 FIFO and is applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. It has 18-bit input and output ports. The Read Clock( RCLK ) can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.

The 72V205 is a 256 x 18 first-in, first-out memory with clocked read and write controls. It is a 3.3V version of the 72205 FIFO and is applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. It has 18-bit input and output ports. The Read Clock( RCLK ) can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 72V205L15PFGI
Product Name 256 x 18 SyncFIFO, 3.3V
Memory Category FIFO
Logic Family TTL
Data Rate 66 MHz
Operating Temperature -40 to 85 C (-40 to 185 F)
Density 4 kbits
Unlock Full Specs
to access all available technical data

Similar Products

Memory - SMJ416400 - Micross Components, Inc.
Micross Components, Inc.
Specs
Memory Category DRAM; DRAM Chip
Access Time 70 to 100 ns
Operating Temperature -55 to 125 C (-67 to 257 F)
View Details
SDRAM - 2420772 - RS Components, Ltd.
RS Components, Ltd.
Specs
Memory Category DRAM Chip
Access Time 20 ns
Number of Words 64000 k
View Details
Memory - 27S13A/BEA - Quarktwin Technology Ltd.
Rochester Electronics
Specs
Memory Category PROM; PROM
Access Time 40 ns
Operating Temperature -55 to 125 C (-67 to 257 F)
View Details
SN74V263 8192 x 18 Synchronous FIFO Memory - SN74V263-6GGM - Texas Instruments
Specs
Memory Category FIFO
Package Type BGA MICROSTAR,LQFP
View Details
5 suppliers