Integrated Device Technology 512 x 9 AsyncFIFO, 3.3V 72V01L35J

Description
The 72V01 is a 512 x 9 dual-port FIFO that operates at Vcc between 3.0V and 3.6V. The device will load and empty data on a first-in/first-out basis. It uses Full and Empty flags to prevent data overflow and underflow. It has a Retransmit ( RT ) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW . It is designed for applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.
Datasheet
Description
The 72V01 is a 512 x 9 dual-port FIFO that operates at Vcc between 3.0V and 3.6V. The device will load and empty data on a first-in/first-out basis. It uses Full and Empty flags to prevent data overflow and underflow. It has a Retransmit ( RT ) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW . It is designed for applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
512 x 9 AsyncFIFO, 3.3V - 72V01L35J - Integrated Device Technology
San Jose, CA, USA
512 x 9 AsyncFIFO, 3.3V
72V01L35J
512 x 9 AsyncFIFO, 3.3V 72V01L35J
The 72V01 is a 512 x 9 dual-port FIFO that operates at Vcc between 3.0V and 3.6V. The device will load and empty data on a first-in/first-out basis. It uses Full and Empty flags to prevent data overflow and underflow. It has a Retransmit ( RT ) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW . It is designed for applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.

The 72V01 is a 512 x 9 dual-port FIFO that operates at Vcc between 3.0V and 3.6V. The device will load and empty data on a first-in/first-out basis. It uses Full and Empty flags to prevent data overflow and underflow. It has a Retransmit ( RT ) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW . It is designed for applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 72V01L35J
Product Name 512 x 9 AsyncFIFO, 3.3V
Memory Category FIFO
Logic Family TTL
Access Time 35 ns
Operating Temperature 0 to 70 C (32 to 158 F)
Density 4 kbits
Unlock Full Specs
to access all available technical data

Similar Products

Memory - 6116SA15SOG - Lingto Electronic Limited
Rochester Electronics
Specs
Memory Category SRAM; SRAM Chip
Access Time 15 ns
Density 16 kbits
View Details
Memory - 8 611 200 785 - Quarktwin Technology Ltd.
Infineon Technologies AG
View Details
2 suppliers
Memory - AS5SP512K18 - Micross Components, Inc.
Micross Components, Inc.
Specs
Memory Category SSRAM; SRAM Chip
Operating Temperature -55 to 125 C (-67 to 257 F)
Density 4096 kbits
View Details