Integrated Device Technology 512 x 9 AsyncFIFO, 3.3V 72V01L15J

Description
The 72V01 is a 512 x 9 dual-port FIFO that operates at Vcc between 3.0V and 3.6V. The device will load and empty data on a first-in/first-out basis. It uses Full and Empty flags to prevent data overflow and underflow. It has a Retransmit ( RT ) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW . It is designed for applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.
Datasheet
Description
The 72V01 is a 512 x 9 dual-port FIFO that operates at Vcc between 3.0V and 3.6V. The device will load and empty data on a first-in/first-out basis. It uses Full and Empty flags to prevent data overflow and underflow. It has a Retransmit ( RT ) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW . It is designed for applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
512 x 9 AsyncFIFO, 3.3V - 72V01L15J - Integrated Device Technology
San Jose, CA, USA
512 x 9 AsyncFIFO, 3.3V
72V01L15J
512 x 9 AsyncFIFO, 3.3V 72V01L15J
The 72V01 is a 512 x 9 dual-port FIFO that operates at Vcc between 3.0V and 3.6V. The device will load and empty data on a first-in/first-out basis. It uses Full and Empty flags to prevent data overflow and underflow. It has a Retransmit ( RT ) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW . It is designed for applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.

The 72V01 is a 512 x 9 dual-port FIFO that operates at Vcc between 3.0V and 3.6V. The device will load and empty data on a first-in/first-out basis. It uses Full and Empty flags to prevent data overflow and underflow. It has a Retransmit ( RT ) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW . It is designed for applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 72V01L15J
Product Name 512 x 9 AsyncFIFO, 3.3V
Memory Category FIFO
Logic Family TTL
Access Time 15 ns
Operating Temperature 0 to 70 C (32 to 158 F)
Density 4 kbits
Unlock Full Specs
to access all available technical data

Similar Products

 - LP3913SQX-ADJ/NOPB - Rochester Electronics
Texas Instruments
Specs
Memory Category Flash
Package Type HVQFN48
View Details
Flash Memory - 1882561 - RS Components, Ltd.
RS Components, Ltd.
Specs
Memory Category Flash
Access Time 25000 ns
Bits per Word 8 bits
View Details
Memory - SMJ626162 - Micross Components, Inc.
Micross Components, Inc.
Specs
Memory Category SDRAM; DRAM Chip
Access Time 12 ns
Operating Temperature -65 to 150 C (-85 to 302 F)
View Details