Integrated Device Technology 32K x 9 SuperSync FIFO, 5.0V 72271LA10TF8

Description
The 72271 is a 32K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin ( FS ) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK , is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperSync family.)
Datasheet
Description
The 72271 is a 32K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin ( FS ) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK , is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperSync family.)
Datasheet

Suppliers

Company
Product
Description
Supplier Links
32K x 9 SuperSync FIFO, 5.0V - 72271LA10TF8 - Integrated Device Technology
San Jose, CA, USA
32K x 9 SuperSync FIFO, 5.0V
72271LA10TF8
32K x 9 SuperSync FIFO, 5.0V 72271LA10TF8
The 72271 is a 32K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin ( FS ) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK , is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperSync family.)

The 72271 is a 32K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin ( FS ) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK , is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperSync family.)

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 72271LA10TF8
Product Name 32K x 9 SuperSync FIFO, 5.0V
Memory Category FIFO
Logic Family TTL
Data Rate 100 MHz
Operating Temperature 0 to 70 C (32 to 158 F)
Density 288 kbits
Unlock Full Specs
to access all available technical data

Similar Products

SN54ABT7819 512 x 18 x 2 Synchronous Bidirectional FIFO Memory - SNJ54ABT7819GB - Texas Instruments
Specs
Memory Category FIFO
Package Type CPGA
View Details
4 suppliers
Flash Memory - 1882749 - RS Components, Ltd.
RS Components, Ltd.
Specs
Memory Category Flash
Bits per Word 8 bits
Package Type SOIC
View Details
Memory - 63S281NL - Lingto Electronic Limited
Rochester Electronics
Specs
Memory Category PROM; PROM
Access Time 50 ns
Density 1 kbits
View Details