Integrated Device Technology 32K x 9 SuperSync FIFO, 5.0V 72271LA10PF8

Description
The 72271 is a 32K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin ( FS ) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK , is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperSync family.)
Datasheet
Description
The 72271 is a 32K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin ( FS ) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK , is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperSync family.)
Datasheet

Suppliers

Company
Product
Description
Supplier Links
32K x 9 SuperSync FIFO, 5.0V - 72271LA10PF8 - Integrated Device Technology
San Jose, CA, USA
32K x 9 SuperSync FIFO, 5.0V
72271LA10PF8
32K x 9 SuperSync FIFO, 5.0V 72271LA10PF8
The 72271 is a 32K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin ( FS ) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK , is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperSync family.)

The 72271 is a 32K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin ( FS ) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK , is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperSync family.)

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 72271LA10PF8
Product Name 32K x 9 SuperSync FIFO, 5.0V
Memory Category FIFO
Logic Family TTL
Data Rate 100 MHz
Operating Temperature 0 to 70 C (32 to 158 F)
Density 288 kbits
Unlock Full Specs
to access all available technical data

Similar Products

Memory - 24C01-I - Lingto Electronic Limited
Rochester Electronics
Specs
Memory Category EEPROM; EEPROM
Access Time 900 ns
Density 1 kbits
View Details
Memory - 8 905 506 731 - Lingto Electronic Limited
Infineon Technologies AG
View Details
2 suppliers
Integrated Circuits (ICs) - Memory - Memory - 54F189DC - Acme Chip Technology Co., Limited
Specs
Memory Category Volatile
Cycle Time 15.5 ns
Density 0 kbits
View Details
2 suppliers
Memory - AS4C1024 - Micross Components, Inc.
Micross Components, Inc.
Specs
Memory Category DRAM; DRAM Chip
Access Time 80 to 120 ns
Operating Temperature -55 to 125 C (-67 to 257 F)
View Details