Integrated Device Technology 512 x 9 AsyncFIFO, 5.0V 7201LA15JI8

Description
The 7201 is a 512 x 9 dual-port FIFO memory that loads and empties data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow. It has a Retransmit ( RT ) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW . It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.
Datasheet
Description
The 7201 is a 512 x 9 dual-port FIFO memory that loads and empties data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow. It has a Retransmit ( RT ) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW . It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
512 x 9 AsyncFIFO, 5.0V - 7201LA15JI8 - Integrated Device Technology
San Jose, CA, USA
512 x 9 AsyncFIFO, 5.0V
7201LA15JI8
512 x 9 AsyncFIFO, 5.0V 7201LA15JI8
The 7201 is a 512 x 9 dual-port FIFO memory that loads and empties data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow. It has a Retransmit ( RT ) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW . It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.

The 7201 is a 512 x 9 dual-port FIFO memory that loads and empties data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow. It has a Retransmit ( RT ) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW . It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 7201LA15JI8
Product Name 512 x 9 AsyncFIFO, 5.0V
Memory Category FIFO
Logic Family TTL
Access Time 15 ns
Operating Temperature -40 to 85 C (-40 to 185 F)
Density 4 kbits
Unlock Full Specs
to access all available technical data

Similar Products

Memory - 71256SA15YI - Lingto Electronic Limited
Rochester Electronics
Specs
Memory Category SRAM; SRAM Chip
Access Time 15 ns
Density 256 kbits
View Details
Memory - JM38510/23104BFA - Quarktwin Technology Ltd.
View Details
2 suppliers
SDRAM - 1882599 - RS Components, Ltd.
RS Components, Ltd.
Specs
Memory Category DRAM Chip
Access Time 5 ns
Bits per Word 8 bits
View Details