The 71V65603 3.3V CMOS SRAM is organized as 256K X 36. It is designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, it has been given the name ZBTTM , or Zero Bus Turnaround. The 71V65603 contain data I/O, address and control signal registers. In the burst mode, it can provide four cycles of data for a single address presented to the SRAM .
| Integrated Device Technology | |
|---|---|
| Product Category | Memory Chips |
| Product Number | 71V65603S100PFGI8 |
| Product Name | 3.3V 256K X 36 ZBT Synchronous 3.3V I/O PipeLined SRAM |
| Memory Category | SRAM Chip |
| Data Rate | 100 MHz |
| Operating Temperature | -40 to 85 C (-40 to 185 F) |
| Density | 256 kbits |
| Number of Words | 256 k |
