CTS Corporation Phase-Lock-Loop (PLL) VFJA910

Description
The VFJA910 is a Phase-Lock-Loop and Jitter Attenuator that provides two LVCMOS outputs with a frequency of 25MHz. With less than 0.4 dBc of jitter peaking the device allows for cascading multiple stages within the network. A select input [Sel] allows the user to switch from the external input reference to a free-run mode. In free-run mode the device outputs a 25MHz clock that is not locked to the input reference frequency. Operating with a +3.3 volt power supply the device typically consumes 120mW. The VFJA910 is available in a 15.0mm x 13.0mm surface mount package.
Request a Quote
Description
The VFJA910 is a Phase-Lock-Loop and Jitter Attenuator that provides two LVCMOS outputs with a frequency of 25MHz. With less than 0.4 dBc of jitter peaking the device allows for cascading multiple stages within the network. A select input [Sel] allows the user to switch from the external input reference to a free-run mode. In free-run mode the device outputs a 25MHz clock that is not locked to the input reference frequency. Operating with a +3.3 volt power supply the device typically consumes 120mW. The VFJA910 is available in a 15.0mm x 13.0mm surface mount package.
Request a Quote

Suppliers

Company
Product
Description
Supplier Links
Phase-Lock-Loop (PLL) - VFJA910 - Richardson RFPD
Downers Grove, IL, United States
Phase-Lock-Loop (PLL)
VFJA910
Phase-Lock-Loop (PLL) VFJA910
The VFJA910 is a Phase-Lock-Loop and Jitter Attenuator that provides two LVCMOS outputs with a frequency of 25MHz. With less than 0.4 dBc of jitter peaking the device allows for cascading multiple stages within the network. A select input [Sel] allows the user to switch from the external input reference to a free-run mode. In free-run mode the device outputs a 25MHz clock that is not locked to the input reference frequency. Operating with a +3.3 volt power supply the device typically consumes 120mW. The VFJA910 is available in a 15.0mm x 13.0mm surface mount package.

The VFJA910 is a Phase-Lock-Loop and Jitter Attenuator that provides two LVCMOS outputs with a frequency of 25MHz. With less than 0.4 dBc of jitter peaking the device allows for cascading multiple stages within the network. A select input [Sel] allows the user to switch from the external input reference to a free-run mode. In free-run mode the device outputs a 25MHz clock that is not locked to the input reference frequency. Operating with a +3.3 volt power supply the device typically consumes 120mW. The VFJA910 is available in a 15.0mm x 13.0mm surface mount package.

Supplier's Site

Technical Specifications

  Richardson RFPD
Product Category IC Phase-locked Loops (PLL)
Product Number VFJA910
Product Name Phase-Lock-Loop (PLL)
Supply Voltage 3.3 volts
Unlock Full Specs
to access all available technical data

Similar Products

CDC2586 3.3V PLL CLock Driver with 1/2x, 1x and 2x Frequency Options - CDC2586PAHR - Texas Instruments
Specs
Package Type TQFP
Supply Voltage 3.3 volts
Frequency 100 MHz
View Details
6 suppliers
Integrated Circuits (ICs) - Clock/Timing - Clock Generators, PLLs, Frequency Synthesizers - 1266748-SI4136-BT - Win Source Electronics
Specs
Bus Interface Clock
Package Type Surface Mount; 24-TSSOP (0.173", 4.40mm Width)
Supply Voltage 2.7 to 3.6 volts
View Details
4 suppliers
Phase-locked loop with VCO - 74HCT4046APWJ - Nexperia B.V.
Specs
Bus Interface TTL
Package Type SOT403-1
Supply Voltage 4.5 to 5.5 volts
View Details
3 suppliers