Nexperia B.V. Presettable synchronous 4-bit binary counter; synchronous reset 74LVC163PW,118

The 74LVC163 is a synchronous presettable binary counter which features an internal look-ahead carry and can be used for high-speed counting. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (pin CP). The outputs (pins Q0 to Q3) of the counters may be preset to a HIGH-level or LOW-level. A LOW-level at the parallel enable input (pin PE) disables the counting action and causes the data at the data inputs (pins D0 to D3) to be loaded into the counter on the positive-going edge of the clock (provided that the set-up and hold time requirements for PE are met). Preset takes place regardless of the levels at count enable inputs (pin CEP and CET). A LOW-level at the master reset input (pin MR) sets all four outputs of the flip-flops (pins Q0 to Q3) to LOW-level after the next positive-going transition on the clock input (pin CP) (provided that the set-up and hold time requirements for PE are met). This action occurs regardless of the levels at input pins PE, CET and CEP. This synchronous reset feature enables the designer to modify the maximum count with only one external NAND gate.

The look-ahead carry simplifies serial cascading of the counters. Both count enable inputs (pin CEP and CET) must be HIGH in count. The CET input is fed forward to enable the terminal count output (pin TC). The TC output thus enabled will produce a HIGH output pulse of a duration approximately equal to a HIGH-level output of Q0. This pulse can be used to enable the next cascaded stage.

The maximum clock frequency for the cascaded counters is determined by t_PHL (propagation delay CP to TC) and t_su (set-up time CEP to CP) according to the formula: .

Features and benefits

• Wide supply voltage range from 1.2 V to 3.6 V
• Inputs accept voltages up to 5.5 V
• CMOS low power consumption
• Direct interface with TTL levels
• Synchronous reset
• Synchronous counting and loading
• Two count enable inputs for n-bit cascading
• Positive edge-triggered clock
• Complies with JEDEC standard:
• JESD8-7A (1.65 V to 1.95 V)
• JESD8-5A (2.3 V to 2.7 V)
• JESD8-C/JESD36 (2.7 V to 3.6 V)
• ESD protection:
• HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
• CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
• Specified from -40 °C to +85 °C and -40 °C to 125 °C

Manufacturer: Nexperia USA Inc.
Win Source Part Number: 1009167-74LVC163PW,118
Packaging: Reel - TR
Mounting: SMD (SMT)
Logic Type: Binary Counter
Number of Elements: 1
Number of Bits per Element: 4
Trigger Type: Positive Edge
Direction: Up
Reset: Synchronous
Timing: Synchronous
Count Rate: 150MHz
Categories: Integrated Circuits
Status: Active
Temperature Range - Operating: -40°C to 125°C
Case / Package: 16-TSSOP
Supply Voltage - Operating: 1.2 V to 3.6 V
Popularity: Medium
Fake Threat In the Open Market: 33 pct.
Supply and Demand Status: Balance

Counter IC Binary Counter 1 Element 4 Bit Positive Edge 16-TSSOP

Counter IC Binary Counter 1 Element 4 Bit Positive Edge 16-TSSOP

Counter IC Binary Counter 1 Element 4 Bit Positive Edge 16-TSSOP

Binary Counter, LVC/LCX/Z Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, CMOS, PDSO16