Nexperia B.V. 8-bit parallel-load shift register with Schmitt-trigger inputs and open-drain outputs 74HCS16507BQX

Description
The 74HCS16507 is an 8-bit serial or parallel-in/serial-o ut shift register with open-drain outputs. The device features a serial data input (DS), eight parallel data inputs (D0 to D7) and two complementary serial outputs (Q7 and Q7). When the parallel load input (PL) is LOW the data from D0 to D7 is loaded into the shift register asynchronously. When PLis HIGH data enters the register serially at DS. When the clock enable input (CE) is LOW data is shifted on the LOW-to-HIGH transitions of the CP input. A HIGH on CEwill disable the CP input. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. All inputs are Schmitt-trigger inputs, capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. Features and benefits Wide supply voltage range from 2.0 V to 6.0 V Schmitt-trigger inputs Low power consumption Typical supply current (ICC) of 100 nA Typical input leakage current (II) of ±10 nA ±7.8 mA output drive at 6 V 8-bit serial input and 8-bit serial or parallel output Shift register with open-drain outputs Latch-up performance exceeds 100 mA per JESD 78 Class II Level B Complies with JEDEC standards: JESD7A (2.0 V to 6.0 V) Applications Parallel-to-serial data conversion Remote control holding register Output expansion LED matrix control 7-segment display control 8-bit data storage
Request a Quote Datasheet
Description
The 74HCS16507 is an 8-bit serial or parallel-in/serial-o ut shift register with open-drain outputs. The device features a serial data input (DS), eight parallel data inputs (D0 to D7) and two complementary serial outputs (Q7 and Q7). When the parallel load input (PL) is LOW the data from D0 to D7 is loaded into the shift register asynchronously. When PLis HIGH data enters the register serially at DS. When the clock enable input (CE) is LOW data is shifted on the LOW-to-HIGH transitions of the CP input. A HIGH on CEwill disable the CP input. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. All inputs are Schmitt-trigger inputs, capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. Features and benefits Wide supply voltage range from 2.0 V to 6.0 V Schmitt-trigger inputs Low power consumption Typical supply current (ICC) of 100 nA Typical input leakage current (II) of ±10 nA ±7.8 mA output drive at 6 V 8-bit serial input and 8-bit serial or parallel output Shift register with open-drain outputs Latch-up performance exceeds 100 mA per JESD 78 Class II Level B Complies with JEDEC standards: JESD7A (2.0 V to 6.0 V) Applications Parallel-to-serial data conversion Remote control holding register Output expansion LED matrix control 7-segment display control 8-bit data storage
Request a Quote Datasheet

Suppliers

Company
Product
Description
Supplier Links
8-bit parallel-load shift register with Schmitt-trigger inputs and open-drain outputs - 74HCS16507BQX - Nexperia B.V.
Nijmegen, Netherlands
8-bit parallel-load shift register with Schmitt-trigger inputs and open-drain outputs
74HCS16507BQX
8-bit parallel-load shift register with Schmitt-trigger inputs and open-drain outputs 74HCS16507BQX
The 74HCS16507 is an 8-bit serial or parallel-in/serial-o ut shift register with open-drain outputs. The device features a serial data input (DS), eight parallel data inputs (D0 to D7) and two complementary serial outputs (Q7 and Q7). When the parallel load input (PL) is LOW the data from D0 to D7 is loaded into the shift register asynchronously. When PLis HIGH data enters the register serially at DS. When the clock enable input (CE) is LOW data is shifted on the LOW-to-HIGH transitions of the CP input. A HIGH on CEwill disable the CP input. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. All inputs are Schmitt-trigger inputs, capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. Features and benefits Wide supply voltage range from 2.0 V to 6.0 V Schmitt-trigger inputs Low power consumption Typical supply current (ICC) of 100 nA Typical input leakage current (II) of ±10 nA ±7.8 mA output drive at 6 V 8-bit serial input and 8-bit serial or parallel output Shift register with open-drain outputs Latch-up performance exceeds 100 mA per JESD 78 Class II Level B Complies with JEDEC standards: JESD7A (2.0 V to 6.0 V) Applications Parallel-to-serial data conversion Remote control holding register Output expansion LED matrix control 7-segment display control 8-bit data storage

The 74HCS16507 is an 8-bit serial or parallel-in/serial-out shift register with open-drain outputs. The device features a serial data input (DS), eight parallel data inputs (D0 to D7) and two complementary serial outputs (Q7 and Q7). When the parallel load input (PL) is LOW the data from D0 to D7 is loaded into the shift register asynchronously. When PLis HIGH data enters the register serially at DS. When the clock enable input (CE) is LOW data is shifted on the LOW-to-HIGH transitions of the CP input. A HIGH on CEwill disable the CP input. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.

All inputs are Schmitt-trigger inputs, capable of transforming slowly changing input signals into sharply defined, jitter-free output signals.

Features and benefits

  • Wide supply voltage range from 2.0 V to 6.0 V
  • Schmitt-trigger inputs
  • Low power consumption
    • Typical supply current (ICC) of 100 nA
    • Typical input leakage current (II) of ±10 nA
  • ±7.8 mA output drive at 6 V
  • 8-bit serial input and 8-bit serial or parallel output
  • Shift register with open-drain outputs
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
  • Complies with JEDEC standards:
    • JESD7A (2.0 V to 6.0 V)

Applications

  • Parallel-to-serial data conversion
  • Remote control holding register
  • Output expansion
  • LED matrix control
  • 7-segment display control
  • 8-bit data storage
Supplier's Site Datasheet
Shift Registers - 1727-74HCS16507BQXTR-ND - DigiKey
Thief River Falls, MN, United States
74HCS16507BQ/SOT763/ DHVQFN16

74HCS16507BQ/SOT763/DHVQFN16

Buy Now Datasheet
Shift Registers - 1727-74HCS16507BQXCT-ND - DigiKey
Thief River Falls, MN, United States
74HCS16507BQ/SOT763/ DHVQFN16

74HCS16507BQ/SOT763/DHVQFN16

Buy Now Datasheet
Shift Registers - 1727-74HCS16507BQXDKR-ND - DigiKey
Thief River Falls, MN, United States
74HCS16507BQ/SOT763/ DHVQFN16

74HCS16507BQ/SOT763/DHVQFN16

Buy Now Datasheet

Technical Specifications

  Nexperia B.V. DigiKey
Product Category Shift Registers Shift Registers
Product Number 74HCS16507BQX 1727-74HCS16507BQXTR-ND
Product Name 8-bit parallel-load shift register with Schmitt-trigger inputs and open-drain outputs Shift Registers
Supply Voltage +7 2V ~ 6V
Output Characteristics Open-drain Open-drain
Package Type Other; SOT763-1 SOT763-1 Other; 16-VFQFN Exposed Pad
Unlock Full Specs
to access all available technical data

Similar Products

8-bit shift register with output register - 74HC594PWJ - Nexperia B.V.
Specs
Supply Voltage +7.0
Features ESD Protection
Package Type Other; SOT403-1 SOT403-1
View Details
6 suppliers
 - 74AHCT594D,112 - Rochester Electronics
Specs
Register Type Serial In / Parallel Out
Shift Direction Right
Package Type Other; SO16
View Details
5 suppliers
8-bit serial-in/parallel-out shift register - 74LV164PW-Q100J - Nexperia B.V.
Specs
Register Type Serial In / Parallel Out
Supply Voltage +7.0
Features ESD Protection
View Details
5 suppliers
8-bit serial-in, parallel-out shift register - 74HCT164D,653 - Nexperia B.V.
Specs
Register Type Serial In / Parallel Out
Supply Voltage +7
Features ESD Protection
View Details
7 suppliers