- Trained on our vast library of engineering resources.

Nexperia B.V. Single D-type flip-flop; positive-edge trigger 74LVC1G80GX,125

Description
The 74LVC1G80 is a single positive-edge triggered D-type flip-flop. Data at the D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition will be stored in the flip-flop and its complement will appear at the Q output. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down. Features and benefits Wide supply voltage range from 1.65 V to 5.5 V Overvoltage tolerant inputs to 5.5 V High noise immunity ±24 mA output drive (VCC = 3.0 V) CMOS low power dissipation Direct interface with TTL levels IOFF circuitry provides partial Power-down mode operation Latch-up performance exceeds 250 mA Complies with JEDEC standard: JESD8-7 (1.65 V to 1.95 V) JESD8-5 (2.3 V to 2.7 V) JESD8C (2.7 V to 3.6 V) JESD36 (4.5 V to 5.5 V) ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V Multiple package options Specified from -40 °C to +85 °C and -40 °C to +125 °C.
Request a Quote Datasheet

Suppliers

Company
Product
Description
Supplier Links
Single D-type flip-flop; positive-edge trigger - 74LVC1G80GX,125 - Nexperia B.V.
Nijmegen, Netherlands
Single D-type flip-flop; positive-edge trigger
74LVC1G80GX,125
Single D-type flip-flop; positive-edge trigger 74LVC1G80GX,125
The 74LVC1G80 is a single positive-edge triggered D-type flip-flop. Data at the D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition will be stored in the flip-flop and its complement will appear at the Q output. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down. Features and benefits Wide supply voltage range from 1.65 V to 5.5 V Overvoltage tolerant inputs to 5.5 V High noise immunity ±24 mA output drive (VCC = 3.0 V) CMOS low power dissipation Direct interface with TTL levels IOFF circuitry provides partial Power-down mode operation Latch-up performance exceeds 250 mA Complies with JEDEC standard: JESD8-7 (1.65 V to 1.95 V) JESD8-5 (2.3 V to 2.7 V) JESD8C (2.7 V to 3.6 V) JESD36 (4.5 V to 5.5 V) ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V Multiple package options Specified from -40 °C to +85 °C and -40 °C to +125 °C.

The 74LVC1G80 is a single positive-edge triggered D-type flip-flop. Data at the D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition will be stored in the flip-flop and its complement will appear at the Q output. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.

Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

Features and benefits

  • Wide supply voltage range from 1.65 V to 5.5 V
  • Overvoltage tolerant inputs to 5.5 V
  • High noise immunity
  • ±24 mA output drive (VCC = 3.0 V)
  • CMOS low power dissipation
  • Direct interface with TTL levels
  • IOFF circuitry provides partial Power-down mode operation
  • Latch-up performance exceeds 250 mA
  • Complies with JEDEC standard:
    • JESD8-7 (1.65 V to 1.95 V)
    • JESD8-5 (2.3 V to 2.7 V)
    • JESD8C (2.7 V to 3.6 V)
    • JESD36 (4.5 V to 5.5 V)
  • ESD protection:
    • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
    • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Multiple package options
  • Specified from -40 °C to +85 °C and -40 °C to +125 °C.
Supplier's Site Datasheet
Logic - Flip Flops - 74LVC1G80GX,125 - Nova Technology(HK) Co.,Ltd
Futian District, Shenzhen, China
Logic - Flip Flops
74LVC1G80GX,125
Logic - Flip Flops 74LVC1G80GX,125
Flip Flop Element Bit

Flip Flop Element Bit

Supplier's Site Datasheet
Flip Flops - 1727-74LVC1G80GX,125CT-ND - DigiKey
Thief River Falls, MN, United States
IC FF D-TYPE SNGL 1BIT 5X2SON

IC FF D-TYPE SNGL 1BIT 5X2SON

Supplier's Site Datasheet
Flip Flops - 1727-74LVC1G80GX,125DKR-ND - DigiKey
Thief River Falls, MN, United States
IC FF D-TYPE SNGL 1BIT 5X2SON

IC FF D-TYPE SNGL 1BIT 5X2SON

Supplier's Site Datasheet
Flip Flops - 1727-74LVC1G80GX,125TR-ND - DigiKey
Thief River Falls, MN, United States
Flip Flop 1 Element D-Type 1 Bit Positive Edge 4-XFDFN Exposed Pad

Flip Flop 1 Element D-Type 1 Bit Positive Edge 4-XFDFN Exposed Pad

Supplier's Site Datasheet
Flip Flops - 74LVC1G80GX,125 - Quarktwin Technology Ltd.
Shenzhen, Guangdong, China
Flip Flop 1 Element D-Type 1 Bit Positive Edge 4-XFDFN Exposed Pad

Flip Flop 1 Element D-Type 1 Bit Positive Edge 4-XFDFN Exposed Pad

Supplier's Site Datasheet
Flip Flops - 74LVC1G80GX,125 - Quarktwin Technology Ltd.
Shenzhen, Guangdong, China
Flip Flop 1 Element D-Type 1 Bit Positive Edge 4-XFDFN Exposed Pad

Flip Flop 1 Element D-Type 1 Bit Positive Edge 4-XFDFN Exposed Pad

Supplier's Site Datasheet
Logic - Flip Flops - 74LVC1G80GX,125 - Lingto Electronic Limited
Shenzhen, China
Logic - Flip Flops
74LVC1G80GX,125
Logic - Flip Flops 74LVC1G80GX,125
IC FF D-TYPE SNGL 1BIT 5X2SON

IC FF D-TYPE SNGL 1BIT 5X2SON

Supplier's Site Datasheet
 - 74LVC1G80GX,125 - Rochester Electronics
Newburyport, MA, United States
74LVC1G80 - D Flip-Flop, LVC/LCX/Z Series, 1-Func, Positive Edge Triggered, 1-Bit, Inverted Output, CMOS, X2SON5

74LVC1G80 - D Flip-Flop, LVC/LCX/Z Series, 1-Func, Positive Edge Triggered, 1-Bit, Inverted Output, CMOS, X2SON5

Supplier's Site Datasheet
Integrated Circuits (ICs) - Logic - Flip Flops - 74LVC1G80GX,125 - Shenzhen Shengyu Electronics Technology Limited
Futian, China
Integrated Circuits (ICs) - Logic - Flip Flops
74LVC1G80GX,125
Integrated Circuits (ICs) - Logic - Flip Flops 74LVC1G80GX,125
IC FF D-TYPE SNGL 1BIT 5X2SON

IC FF D-TYPE SNGL 1BIT 5X2SON

Supplier's Site

Technical Specifications

  Nexperia B.V. Nova Technology(HK) Co.,Ltd DigiKey Quarktwin Technology Ltd. Lingto Electronic Limited Rochester Electronics Shenzhen Shengyu Electronics Technology Limited
Product Category Flip-Flops Flip-Flops Flip-Flops Flip-Flops Flip-Flops Flip-Flops Flip-Flops
Product Number 74LVC1G80GX,125 74LVC1G80GX,125 1727-74LVC1G80GX,125CT-ND 74LVC1G80GX,125 74LVC1G80GX,125 74LVC1G80GX,125 74LVC1G80GX,125
Product Name Single D-type flip-flop; positive-edge trigger Logic - Flip Flops Flip Flops Flip Flops Logic - Flip Flops Integrated Circuits (ICs) - Logic - Flip Flops
Flip-Flop Type D D D D
Triggering Positive-edge Triggered Positive-edge Triggered Positive-edge Triggered
Supply Voltage 1.8V; 2.5V; 3V; 3.3V; 3.6V; 5V; 1.65 - 5.5 1.65V ~ 5.5V 1.65V ~ 5.5V
Features ESD Protection
Propagation Delay 2.4 ns 4.5 ns
Unlock Full Specs
to access all available technical data

Similar Products

Logic Family / Base Number Nexperia - 29AC1073 - Newark, An Avnet Company
Specs
fMAX 36 MHz
Package Type TSSOP; TSSOP
Number of Pins 20
View Details
Flip Flops - 74HC112PW,112-ND - DigiKey
Specs
Flip-Flop Type J-K
Triggering Negative-edge Triggered
Supply Voltage 2V ~ 6V
View Details
4 suppliers
Octal D-type flip-flop with reset; positive-edge trigger - 74HCT273PW-Q100J - Nexperia B.V.
Specs
Flip-Flop Type D
Triggering Positive-edge Triggered
Supply Voltage 5V; 4.5 - 5.5
View Details
7 suppliers
Flip Flops - 74AHCT377PW,118-ND - DigiKey
Specs
Flip-Flop Type D
Triggering Positive-edge Triggered
Supply Voltage 4.5V ~ 5.5V
View Details
4 suppliers