- Trained on our vast library of engineering resources.

Nexperia B.V. Octal D-type flip-flop with data enable; positive-edge trigger 74HCT377D-Q100J

Description
The 74HC377-Q100; 74HCT377-Q100 is an octal positive-edge triggered D-type flip-flop. The device features clock (CP) and data enable (E) inputs. When E is LOW, the outputs Qn assume the state of their corresponding Dn inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (CP) transition. Input E must be stable one set-up time prior to the LOW-to-HIGH transition for predictable operation. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of VCC. This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications. Features and benefits Automotive product qualification in accordance with AEC-Q100 (Grade 1) Specified from -40 °C to +85 °C and from -40 °C to +125 °C Wide supply voltage range from 2.0 V to 6.0 V CMOS low power dissipation High noise immunity Latch-up performance exceeds 100 mA per JESD 78 Class II Level B Complies with JEDEC standards: JESD8C (2.7 V to 3.6 V) JESD7A (2.0 V to 6.0 V) Common clock and master reset Eight positive edge-triggered D-type flip-flops Input levels: For 74HC377-Q100: CMOS level For 74HCT377-Q100: TTL level ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
Request a Quote Datasheet

Suppliers

Company
Product
Description
Supplier Links
Octal D-type flip-flop with data enable; positive-edge trigger - 74HCT377D-Q100J - Nexperia B.V.
Nijmegen, Netherlands
Octal D-type flip-flop with data enable; positive-edge trigger
74HCT377D-Q100J
Octal D-type flip-flop with data enable; positive-edge trigger 74HCT377D-Q100J
The 74HC377-Q100; 74HCT377-Q100 is an octal positive-edge triggered D-type flip-flop. The device features clock (CP) and data enable (E) inputs. When E is LOW, the outputs Qn assume the state of their corresponding Dn inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (CP) transition. Input E must be stable one set-up time prior to the LOW-to-HIGH transition for predictable operation. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of VCC. This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications. Features and benefits Automotive product qualification in accordance with AEC-Q100 (Grade 1) Specified from -40 °C to +85 °C and from -40 °C to +125 °C Wide supply voltage range from 2.0 V to 6.0 V CMOS low power dissipation High noise immunity Latch-up performance exceeds 100 mA per JESD 78 Class II Level B Complies with JEDEC standards: JESD8C (2.7 V to 3.6 V) JESD7A (2.0 V to 6.0 V) Common clock and master reset Eight positive edge-triggered D-type flip-flops Input levels: For 74HC377-Q100: CMOS level For 74HCT377-Q100: TTL level ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V

The 74HC377-Q100; 74HCT377-Q100 is an octal positive-edge triggered D-type flip-flop. The device features clock (CP) and data enable (E) inputs. When E is LOW, the outputs Qn assume the state of their corresponding Dn inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (CP) transition. Input E must be stable one set-up time prior to the LOW-to-HIGH transition for predictable operation. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of VCC.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

Features and benefits

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1)
    • Specified from -40 °C to +85 °C and from -40 °C to +125 °C
  • Wide supply voltage range from 2.0 V to 6.0 V
  • CMOS low power dissipation
  • High noise immunity
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
  • Complies with JEDEC standards:
    • JESD8C (2.7 V to 3.6 V)
    • JESD7A (2.0 V to 6.0 V)
  • Common clock and master reset
  • Eight positive edge-triggered D-type flip-flops
  • Input levels:
    • For 74HC377-Q100: CMOS level
    • For 74HCT377-Q100: TTL level
  • ESD protection:
    • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
    • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
Supplier's Site Datasheet
Logic - Flip Flops - 74HCT377D-Q100J - Nova Technology(HK) Co.,Ltd
Futian District, Shenzhen, China
Logic - Flip Flops
74HCT377D-Q100J
Logic - Flip Flops 74HCT377D-Q100J
Flip Flop 1 Element D-Type 8 Bit Positive Edge 20-SOIC (0.295

Flip Flop 1 Element D-Type 8 Bit Positive Edge 20-SOIC (0.295

Supplier's Site
Flip Flops - 1727-74HCT377D-Q100JTR-ND - DigiKey
Thief River Falls, MN, United States
"Flip Flop 1 Element D-Type 8 Bit Positive Edge 20-SOIC (0.295"", 7.50mm Width)"

"Flip Flop 1 Element D-Type 8 Bit Positive Edge 20-SOIC (0.295"", 7.50mm Width)"

Supplier's Site Datasheet
Flip Flops - 74HCT377D-Q100J - Quarktwin Technology Ltd.
Shenzhen, Guangdong, China
Flip Flop 1 Element D-Type 8 Bit Positive Edge 20-SOIC (0.295", 7.50mm Width)

Flip Flop 1 Element D-Type 8 Bit Positive Edge 20-SOIC (0.295", 7.50mm Width)

Supplier's Site Datasheet
Integrated Circuits (ICs) - Logic - Flip Flops - 74HCT377D-Q100J - Shenzhen Shengyu Electronics Technology Limited
Futian, China
Integrated Circuits (ICs) - Logic - Flip Flops
74HCT377D-Q100J
Integrated Circuits (ICs) - Logic - Flip Flops 74HCT377D-Q100J
IC FF D-TYPE SNGL 8BIT 20SO

IC FF D-TYPE SNGL 8BIT 20SO

Supplier's Site
Logic - Flip Flops - 74HCT377D-Q100J - Lingto Electronic Limited
Shenzhen, China
Logic - Flip Flops
74HCT377D-Q100J
Logic - Flip Flops 74HCT377D-Q100J
IC FF D-TYPE SNGL 8BIT 20SO

IC FF D-TYPE SNGL 8BIT 20SO

Supplier's Site Datasheet

Technical Specifications

  Nexperia B.V. Nova Technology(HK) Co.,Ltd DigiKey Quarktwin Technology Ltd. Shenzhen Shengyu Electronics Technology Limited Lingto Electronic Limited
Product Category Flip-Flops Flip-Flops Flip-Flops Flip-Flops Flip-Flops Flip-Flops
Product Number 74HCT377D-Q100J 74HCT377D-Q100J 1727-74HCT377D-Q100JTR-ND 74HCT377D-Q100J 74HCT377D-Q100J 74HCT377D-Q100J
Product Name Octal D-type flip-flop with data enable; positive-edge trigger Logic - Flip Flops Flip Flops Flip Flops Integrated Circuits (ICs) - Logic - Flip Flops Logic - Flip Flops
Flip-Flop Type D D D D
Triggering Positive-edge Triggered Positive-edge Triggered Positive-edge Triggered
Supply Voltage 5V; 4.5 - 5.5 4.5V ~ 5.5V 4.5V ~ 5.5V
Output Characteristics OE Non-Inverted
Features ESD Protection
Unlock Full Specs
to access all available technical data

Similar Products

20-bit bus interface D-type flip-flop; positive-edge trigger with 30 Ohm termination resistors; 3-state - 74ALVT162821DGG,11 - Nexperia B.V.
Specs
Flip-Flop Type D
Supply Voltage 2.5V; 3V; 3.3V; 3.6V; 2.3 - 3.6
Features ESD Protection
View Details
4 suppliers
Flip Flops - 1727-2618-2-ND - DigiKey
Specs
Flip-Flop Type D
Triggering Positive-edge Triggered
Supply Voltage 2V ~ 6V
View Details
5 suppliers
Flip Flops - 74HCT273DB,118 - Quarktwin Technology Ltd.
Specs
Flip-Flop Type D
Supply Voltage 4.5V ~ 5.5V
Operating Temperature -40 to 125 C (-40 to 257 F)
View Details
4 suppliers
18-bit bus-interface D-type flip-flop with reset and enable; 3-state - 74ALVT16823DGGS - Nexperia B.V.
Specs
Flip-Flop Type D
Supply Voltage 2.5V; 3V; 3.3V; 3.6V; 2.3 - 3.6
Output Characteristics OE
View Details
6 suppliers