Nexperia B.V. Octal D-type flip-flop with reset; positive-edge trigger 74HC273BQ-Q100X

Description
The 74HC273-Q100; 74HCT273-Q100 is an octal positive-edge triggered D-type flip-flop. The device features clock (CP) and master reset (MR) inputs. The outputs Qn will assume the state of their corresponding Dn inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (CP) transition. A LOW on MR forces the outputs LOW independently of clock and data inputs. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications. Features and benefits Automotive product qualification in accordance with AEC-Q100 (Grade 1) Specified from -40 °C to +85 °C and from -40 °C to +125 °C Wide supply voltage range from 2.0 V to 6.0 V CMOS low power dissipation High noise immunity Latch-up performance exceeds 100 mA per JESD 78 Class II Level B Complies with JEDEC standards: JESD8C (2.7 V to 3.6 V) JESD7A (2.0 V to 6.0 V) Input levels: For 74HC273-Q100: CMOS level For 74HCT273-Q100: TTL level Common clock and master reset Eight positive edge-triggered D-type flip-flops ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V Multiple package options DHVQFN package with Side-Wettable Flanks enabling Automated Optical Inspection (AOI) of solder joints
Request a Quote Datasheet

Suppliers

Company
Product
Description
Supplier Links
Octal D-type flip-flop with reset; positive-edge trigger - 74HC273BQ-Q100X - Nexperia B.V.
Nijmegen, Netherlands
Octal D-type flip-flop with reset; positive-edge trigger
74HC273BQ-Q100X
Octal D-type flip-flop with reset; positive-edge trigger 74HC273BQ-Q100X
The 74HC273-Q100; 74HCT273-Q100 is an octal positive-edge triggered D-type flip-flop. The device features clock (CP) and master reset (MR) inputs. The outputs Qn will assume the state of their corresponding Dn inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (CP) transition. A LOW on MR forces the outputs LOW independently of clock and data inputs. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications. Features and benefits Automotive product qualification in accordance with AEC-Q100 (Grade 1) Specified from -40 °C to +85 °C and from -40 °C to +125 °C Wide supply voltage range from 2.0 V to 6.0 V CMOS low power dissipation High noise immunity Latch-up performance exceeds 100 mA per JESD 78 Class II Level B Complies with JEDEC standards: JESD8C (2.7 V to 3.6 V) JESD7A (2.0 V to 6.0 V) Input levels: For 74HC273-Q100: CMOS level For 74HCT273-Q100: TTL level Common clock and master reset Eight positive edge-triggered D-type flip-flops ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V Multiple package options DHVQFN package with Side-Wettable Flanks enabling Automated Optical Inspection (AOI) of solder joints

The 74HC273-Q100; 74HCT273-Q100 is an octal positive-edge triggered D-type flip-flop. The device features clock (CP) and master reset (MR) inputs. The outputs Qn will assume the state of their corresponding Dn inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (CP) transition. A LOW on MR forces the outputs LOW independently of clock and data inputs. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

Features and benefits

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1)
    • Specified from -40 °C to +85 °C and from -40 °C to +125 °C
  • Wide supply voltage range from 2.0 V to 6.0 V
  • CMOS low power dissipation
  • High noise immunity
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
  • Complies with JEDEC standards:
    • JESD8C (2.7 V to 3.6 V)
    • JESD7A (2.0 V to 6.0 V)
  • Input levels:
    • For 74HC273-Q100: CMOS level
    • For 74HCT273-Q100: TTL level
  • Common clock and master reset
  • Eight positive edge-triggered D-type flip-flops
  • ESD protection:
    • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
    • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Multiple package options
  • DHVQFN package with Side-Wettable Flanks enabling Automated Optical Inspection (AOI) of solder joints
Supplier's Site Datasheet
Integrated Circuits (ICs) - Logic - Flip Flops - 74HC273BQ-Q100X - Shenzhen Shengyu Electronics Technology Limited
Futian, China
Integrated Circuits (ICs) - Logic - Flip Flops
74HC273BQ-Q100X
Integrated Circuits (ICs) - Logic - Flip Flops 74HC273BQ-Q100X
IC FF D-TYPE SNGL 8BIT 20DHVQFN

IC FF D-TYPE SNGL 8BIT 20DHVQFN

Supplier's Site
Flip Flops - 1727-74HC273BQ-Q100XTR-ND - DigiKey
Thief River Falls, MN, United States
Flip Flop 1 Element D-Type 8 Bit Positive Edge 20-VFQFN Exposed Pad

Flip Flop 1 Element D-Type 8 Bit Positive Edge 20-VFQFN Exposed Pad

Buy Now Datasheet
Logic - Flip Flops - 74HC273BQ-Q100X - Nova Technology(HK) Co.,Ltd
Futian District, Shenzhen, China
Logic - Flip Flops
74HC273BQ-Q100X
Logic - Flip Flops 74HC273BQ-Q100X
Flip Flop 1 Element D-Type 8 Bit Positive Edge 20-VFQFN Exposed Pad

Flip Flop 1 Element D-Type 8 Bit Positive Edge 20-VFQFN Exposed Pad

Supplier's Site Datasheet
Flip Flops - 74HC273BQ-Q100X - Quarktwin Technology Ltd.
Shenzhen, Guangdong, China
Flip Flop 1 Element D-Type 8 Bit Positive Edge 20-VFQFN Exposed Pad

Flip Flop 1 Element D-Type 8 Bit Positive Edge 20-VFQFN Exposed Pad

Buy Now Datasheet
Logic - Flip Flops - 74HC273BQ-Q100X - Lingto Electronic Limited
Shenzhen, China
Logic - Flip Flops
74HC273BQ-Q100X
Logic - Flip Flops 74HC273BQ-Q100X
IC FF D-TYPE SNGL 8BIT 20DHVQFN

IC FF D-TYPE SNGL 8BIT 20DHVQFN

Supplier's Site Datasheet

Technical Specifications

  Nexperia B.V. Shenzhen Shengyu Electronics Technology Limited DigiKey Nova Technology(HK) Co.,Ltd Quarktwin Technology Ltd. Lingto Electronic Limited
Product Category Flip-Flops Flip-Flops Flip-Flops Flip-Flops Flip-Flops Flip-Flops
Product Number 74HC273BQ-Q100X 74HC273BQ-Q100X 1727-74HC273BQ-Q100XTR-ND 74HC273BQ-Q100X 74HC273BQ-Q100X 74HC273BQ-Q100X
Product Name Octal D-type flip-flop with reset; positive-edge trigger Integrated Circuits (ICs) - Logic - Flip Flops Flip Flops Logic - Flip Flops Flip Flops Logic - Flip Flops
Flip-Flop Type D D D D
Triggering Positive-edge Triggered Positive-edge Triggered Positive-edge Triggered
Supply Voltage 2.5V; 3V; 3.3V; 3.6V; 5V; 2.0 - 6.0 2V ~ 6V 2V ~ 6V
Features ESD Protection
Propagation Delay 15 ns 26 ns
Unlock Full Specs
to access all available technical data

Similar Products

Octal D-type flip-flop with reset; positive-edge trigger - 74AHC273BQ-Q100X - Nexperia B.V.
Specs
Flip-Flop Type D
Triggering Positive-edge Triggered
Supply Voltage 2.5V; 3V; 3.3V; 3.6V; 5V; 2.0 - 5.5
View Details
7 suppliers
Hex D-type flip-flop with reset; positive-edge trigger - 74HCT174PW,112 - Nexperia B.V.
Specs
Flip-Flop Type D
Triggering Positive-edge Triggered
Supply Voltage 5V; 4.5 - 5.5
View Details
6 suppliers
Flip Flops - 74HCT109DB,112 - Quarktwin Technology Ltd.
Specs
Flip-Flop Type J-K
Supply Voltage 4.5V ~ 5.5V
Operating Temperature -40 to 125 C (-40 to 257 F)
View Details
5 suppliers
18-bit bus-interface D-type flip-flop with reset and enable with 30 Ohm termination resistors; 3-state - 74ALVT162823DGGY - Nexperia B.V.
Specs
Flip-Flop Type D
Supply Voltage 2.5V; 3V; 3.3V; 3.6V; 2.3 - 3.6
Output Characteristics 3-State; OE
View Details
6 suppliers