Nexperia B.V. Low-power dual Schmitt trigger 74AUP2G17GN,132

Description
The 74AUP2G17 is a dual buffer with Schmitt-trigger inputs. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down. Features and benefits Wide supply voltage range from 0.8 V to 3.6 V CMOS low power dissipation High noise immunity Overvoltage tolerant inputs to 3.6 V Low noise overshoot and undershoot < 10 % of VCC IOFF circuitry provides partial power-down mode operation Latch-up performance exceeds 100 mA per JESD 78 Class II Level B Low static power consumption; ICC = 0.9 μA (maximum) Complies with JEDEC standards: JESD8-12 (0.8 V to 1.3 V) JESD8-11 (0.9 V to 1.65 V) JESD8-7 (1.2 V to 1.95 V) JESD8-5 (1.8 V to 2.7 V) JESD8C (2.7 V to 3.6 V) ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 3A exceeds 5000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V Multiple package options Specified from -40 °C to +85 °C and -40 °C to +125 °C
Request a Quote Datasheet
Description
The 74AUP2G17 is a dual buffer with Schmitt-trigger inputs. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down. Features and benefits Wide supply voltage range from 0.8 V to 3.6 V CMOS low power dissipation High noise immunity Overvoltage tolerant inputs to 3.6 V Low noise overshoot and undershoot < 10 % of VCC IOFF circuitry provides partial power-down mode operation Latch-up performance exceeds 100 mA per JESD 78 Class II Level B Low static power consumption; ICC = 0.9 μA (maximum) Complies with JEDEC standards: JESD8-12 (0.8 V to 1.3 V) JESD8-11 (0.9 V to 1.65 V) JESD8-7 (1.2 V to 1.95 V) JESD8-5 (1.8 V to 2.7 V) JESD8C (2.7 V to 3.6 V) ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 3A exceeds 5000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V Multiple package options Specified from -40 °C to +85 °C and -40 °C to +125 °C
Request a Quote Datasheet

Suppliers

Company
Product
Description
Supplier Links
Low-power dual Schmitt trigger - 74AUP2G17GN,132 - Nexperia B.V.
Nijmegen, Netherlands
Low-power dual Schmitt trigger
74AUP2G17GN,132
Low-power dual Schmitt trigger 74AUP2G17GN,132
The 74AUP2G17 is a dual buffer with Schmitt-trigger inputs. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down. Features and benefits Wide supply voltage range from 0.8 V to 3.6 V CMOS low power dissipation High noise immunity Overvoltage tolerant inputs to 3.6 V Low noise overshoot and undershoot < 10 % of VCC IOFF circuitry provides partial power-down mode operation Latch-up performance exceeds 100 mA per JESD 78 Class II Level B Low static power consumption; ICC = 0.9 μA (maximum) Complies with JEDEC standards: JESD8-12 (0.8 V to 1.3 V) JESD8-11 (0.9 V to 1.65 V) JESD8-7 (1.2 V to 1.95 V) JESD8-5 (1.8 V to 2.7 V) JESD8C (2.7 V to 3.6 V) ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 3A exceeds 5000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V Multiple package options Specified from -40 °C to +85 °C and -40 °C to +125 °C

The 74AUP2G17 is a dual buffer with Schmitt-trigger inputs. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

Features and benefits

  • Wide supply voltage range from 0.8 V to 3.6 V
  • CMOS low power dissipation
  • High noise immunity
  • Overvoltage tolerant inputs to 3.6 V
  • Low noise overshoot and undershoot < 10 % of VCC
  • IOFF circuitry provides partial power-down mode operation
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
  • Low static power consumption; ICC = 0.9 μA (maximum)
  • Complies with JEDEC standards:
    • JESD8-12 (0.8 V to 1.3 V)
    • JESD8-11 (0.9 V to 1.65 V)
    • JESD8-7 (1.2 V to 1.95 V)
    • JESD8-5 (1.8 V to 2.7 V)
    • JESD8C (2.7 V to 3.6 V)
  • ESD protection:
    • HBM: ANSI/ESDA/JEDEC JS-001 class 3A exceeds 5000 V
    • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Multiple package options
  • Specified from -40 °C to +85 °C and -40 °C to +125 °C
Supplier's Site Datasheet

Technical Specifications

  Nexperia B.V.
Product Category Logic Gates
Product Number 74AUP2G17GN,132
Product Name Low-power dual Schmitt trigger
Supply Voltage +4.6
Unlock Full Specs
to access all available technical data

Similar Products

Quad 2-input NAND Schmitt trigger - 74AHCT132D-Q100J - Nexperia B.V.
Specs
Gate Type NAND
Supply Voltage +7.0
Features Schmitt Trigger
View Details
5 suppliers
Logic IC - 705-74AHC1GU04GV,125 - ERSAELECTRONICS PTE. LTD.
Specs
Gate Type NOT
Logic Family AHC
Inputs 1
View Details
5 suppliers
Logic IC - 705-74AHCT1G04GM,115 - ERSAELECTRONICS PTE. LTD.
Specs
Gate Type NOT; Inverter
Supply Voltage 4.5V ~ 5.5V
Logic Family AHCT
View Details
5 suppliers
Specs
Gate Type D-Type
Supply Voltage 5 V
Logic Family AHCT
View Details