Nexperia B.V. Low-power D-type flip-flop; positive-edge trigger; 3-state 74AUP1G374GW-Q100H

Request a Quote Datasheet

Suppliers

Company
Product
Description
Supplier Links
Low-power D-type flip-flop; positive-edge trigger; 3-state - 74AUP1G374GW-Q100H - Nexperia B.V.
Nijmegen, Netherlands
Low-power D-type flip-flop; positive-edge trigger; 3-state
74AUP1G374GW-Q100H
Low-power D-type flip-flop; positive-edge trigger; 3-state 74AUP1G374GW-Q100H
The 74AUP1G374-Q100 is a single D-type flip-flop; positive-edge trigger (3-state). Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down. This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications. Features and benefits Automotive product qualification in accordance with AEC-Q100 (Grade 1) Specified from -40 °C to +85 °C and from -40 °C to +125 °C Wide supply voltage range from 0.8 V to 3.6 V High noise immunity CMOS low power dissipation Complies with JEDEC standards: JESD8-12 (0.8 V to 1.3 V) JESD8-11 (0.9 V to 1.65 V) JESD8-7 (1.65 V to 1.95 V) JESD8-5 (2.3 V to 2.7 V) JESD8-B (2.7 V to 3.6 V) ESD protection: MIL-STD-883, method 3015 Class 3A. Exceeds 5000 V HBM JESD22-A114F Class 3A. Exceeds 5000 V MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω) Low static power consumption; ICC = 0.9 μA (maximum) Latch-up performance exceeds 100 mA per JESD 78 Class II Overvoltage tolerant inputs to 3.6 V Low noise overshoot and undershoot < 10 % of VCC IOFF circuitry provides partial Power-down mode operation

The 74AUP1G374-Q100 is a single D-type flip-flop; positive-edge trigger (3-state). Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

Features and benefits

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1)
    • Specified from -40 °C to +85 °C and from -40 °C to +125 °C
  • Wide supply voltage range from 0.8 V to 3.6 V
  • High noise immunity
  • CMOS low power dissipation
  • Complies with JEDEC standards:
    • JESD8-12 (0.8 V to 1.3 V)
    • JESD8-11 (0.9 V to 1.65 V)
    • JESD8-7 (1.65 V to 1.95 V)
    • JESD8-5 (2.3 V to 2.7 V)
    • JESD8-B (2.7 V to 3.6 V)
  • ESD protection:
    • MIL-STD-883, method 3015 Class 3A. Exceeds 5000 V
    • HBM JESD22-A114F Class 3A. Exceeds 5000 V
    • MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
  • Low static power consumption; ICC = 0.9 μA (maximum)
  • Latch-up performance exceeds 100 mA per JESD 78 Class II
  • Overvoltage tolerant inputs to 3.6 V
  • Low noise overshoot and undershoot < 10 % of VCC
  • IOFF circuitry provides partial Power-down mode operation
Supplier's Site Datasheet
Flip Flops - 1727-74AUP1G374GW-Q100HDKR-ND - DigiKey
Thief River Falls, MN, United States
IC FF D-TYPE SNGL 1BIT 6TSSOP

IC FF D-TYPE SNGL 1BIT 6TSSOP

Supplier's Site Datasheet
Flip Flops - 1727-74AUP1G374GW-Q100HTR-ND - DigiKey
Thief River Falls, MN, United States
IC FF D-TYPE SNGL 1BIT 6TSSOP

IC FF D-TYPE SNGL 1BIT 6TSSOP

Supplier's Site Datasheet
Flip Flops - 1727-74AUP1G374GW-Q100HCT-ND - DigiKey
Thief River Falls, MN, United States
IC FF D-TYPE SNGL 1BIT 6TSSOP

IC FF D-TYPE SNGL 1BIT 6TSSOP

Supplier's Site Datasheet
Logic - Flip Flops - 74AUP1G374GW-Q100H - Lingto Electronic Limited
Shenzhen, China
Logic - Flip Flops
74AUP1G374GW-Q100H
Logic - Flip Flops 74AUP1G374GW-Q100H
IC FF D-TYPE SNGL 1BIT 6TSSOP

IC FF D-TYPE SNGL 1BIT 6TSSOP

Supplier's Site Datasheet

Technical Specifications

  Nexperia B.V. DigiKey Lingto Electronic Limited
Product Category Flip-Flops Flip-Flops Flip-Flops
Product Number 74AUP1G374GW-Q100H 1727-74AUP1G374GW-Q100HDKR-ND 74AUP1G374GW-Q100H
Product Name Low-power D-type flip-flop; positive-edge trigger; 3-state Flip Flops Logic - Flip Flops
Flip-Flop Type D D
Triggering Positive-edge Triggered Positive-edge Triggered
Supply Voltage 0.8 - 3.6 0.8V ~ 3.6V
Output Characteristics 3-State 3-State
Features ESD Protection
Unlock Full Specs
to access all available technical data

Similar Products

Octal D-type flip-flop; positive-edge trigger; 3-state - 74AHC574D,118 - Nexperia B.V.
Specs
Flip-Flop Type D
Triggering Positive-edge Triggered
Supply Voltage 2.5V; 3V; 3.3V; 3.6V; 5V; 2.0 - 5.5
View Details
3 suppliers
Low-power dual D-type flip-flop; positive-edge trigger - 74AUP2G79GS,115 - Nexperia B.V.
Specs
Flip-Flop Type D
Triggering Positive-edge Triggered
Supply Voltage 0.8 - 3.6
View Details
4 suppliers
Octal D-type flip-flop; positive edge-trigger; 3-state - 74ALVC574D,118 - Nexperia B.V.
Specs
Flip-Flop Type D
Triggering Positive-edge Triggered
Supply Voltage 1.8V; 2.5V; 3V; 3.3V; 3.6V; 1.65 - 3.6
View Details
5 suppliers
Low-power D-type flip-flop with reset; positive-edge trigger - 74AUP1G175GW-Q100H - Nexperia B.V.
Specs
Flip-Flop Type D
Triggering Positive-edge Triggered
Supply Voltage 0.8 - 3.6
View Details
3 suppliers