Nexperia B.V. Octal D-type flip-flop with reset; positive-edge trigger 74AHC273PW-Q100J

Request a Quote Datasheet

Suppliers

Company
Product
Description
Supplier Links
Octal D-type flip-flop with reset; positive-edge trigger - 74AHC273PW-Q100J - Nexperia B.V.
Nijmegen, Netherlands
Octal D-type flip-flop with reset; positive-edge trigger
74AHC273PW-Q100J
Octal D-type flip-flop with reset; positive-edge trigger 74AHC273PW-Q100J
The 74AHC273-Q100; 74AHCT273-Q100 is an octal positive-edge triggered D-type flip-flop. The device features clock (CP) and master reset (MR) inputs. The outputs Qn will assume the state of their corresponding D inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (CP) transition. A LOW on MR forces the outputs LOW independently of clock and data inputs. Inputs are overvoltage tolerant. This feature allows the use of these devices as translators in mixed voltage environments. This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications. Features and benefits Automotive product qualification in accordance with AEC-Q100 (Grade 1) Specified from -40 °C to +85 °C and from -40 °C to +125 °C Wide supply voltage range from 2.0 to 5.5 V Overvoltage tolerant inputs to 5.5 V High noise immunity CMOS low power dissipation Balanced propagation delays All inputs have Schmitt-trigger actions Ideal buffer for MOS microcontroller or memory Common clock and master reset Latch-up performance exceeds 100 mA per JESD 78 Class II Level A Input levels: For 74AHC273-Q100: CMOS level For 74AHCT273-Q100: TTL level ESD protection: MIL-STD-883, method 3015 exceeds 2000 V HBM JESD22-A114F exceeds 2000 V MM JESD22-A115-A exceeds 200 V (C = 200 pf, R = 0 Ω) Multiple package options DHVQFN package with Side-Wettable Flanks enabling Automatic Optical Inspection (AOI) of solder joints

The 74AHC273-Q100; 74AHCT273-Q100 is an octal positive-edge triggered D-type flip-flop. The device features clock (CP) and master reset (MR) inputs. The outputs Qn will assume the state of their corresponding D inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (CP) transition. A LOW on MR forces the outputs LOW independently of clock and data inputs. Inputs are overvoltage tolerant. This feature allows the use of these devices as translators in mixed voltage environments.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

Features and benefits

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1)
    • Specified from -40 °C to +85 °C and from -40 °C to +125 °C
  • Wide supply voltage range from 2.0 to 5.5 V
  • Overvoltage tolerant inputs to 5.5 V
  • High noise immunity
  • CMOS low power dissipation
  • Balanced propagation delays
  • All inputs have Schmitt-trigger actions
  • Ideal buffer for MOS microcontroller or memory
  • Common clock and master reset
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level A
  • Input levels:
    • For 74AHC273-Q100: CMOS level
    • For 74AHCT273-Q100: TTL level
  • ESD protection:
    • MIL-STD-883, method 3015 exceeds 2000 V
    • HBM JESD22-A114F exceeds 2000 V
    • MM JESD22-A115-A exceeds 200 V (C = 200 pf, R = 0 Ω)
  • Multiple package options
  • DHVQFN package with Side-Wettable Flanks enabling Automatic Optical Inspection (AOI) of solder joints
Supplier's Site Datasheet
Flip Flops - 1727-74AHC273PW-Q100JDKR-ND - DigiKey
Thief River Falls, MN, United States
IC FF D-TYPE SNGL 8BIT 20TSSOP

IC FF D-TYPE SNGL 8BIT 20TSSOP

Supplier's Site Datasheet
Flip Flops - 1727-74AHC273PW-Q100JCT-ND - DigiKey
Thief River Falls, MN, United States
IC FF D-TYPE SNGL 8BIT 20TSSOP

IC FF D-TYPE SNGL 8BIT 20TSSOP

Supplier's Site Datasheet
Flip Flops - 1727-74AHC273PW-Q100JTR-ND - DigiKey
Thief River Falls, MN, United States
IC FF D-TYPE SNGL 8BIT 20TSSOP

IC FF D-TYPE SNGL 8BIT 20TSSOP

Supplier's Site Datasheet
Shenzhen, China
Logic - Flip Flops
74AHC273PW-Q100J
Logic - Flip Flops 74AHC273PW-Q100J
IC FF D-TYPE SNGL 8BIT 20TSSOP

IC FF D-TYPE SNGL 8BIT 20TSSOP

Supplier's Site Datasheet

Technical Specifications

  Nexperia B.V. DigiKey Lingto Electronic Limited
Product Category Flip-Flops Flip-Flops Flip-Flops
Product Number 74AHC273PW-Q100J 1727-74AHC273PW-Q100JDKR-ND 74AHC273PW-Q100J
Product Name Octal D-type flip-flop with reset; positive-edge trigger Flip Flops Logic - Flip Flops
Flip-Flop Type D D
Triggering Positive-edge Triggered Positive-edge Triggered
Supply Voltage 2.5V; 3V; 3.3V; 3.6V; 5V; 2.0 - 5.5 2V ~ 5.5V
Features ESD Protection
Propagation Delay 4.2 ns 10.5 ns
Unlock Full Specs
to access all available technical data

Similar Products

Low-power dual D-type flip-flop; positive-edge trigger - 74AUP2G80GT,115 - Nexperia B.V.
Specs
Flip-Flop Type D
Triggering Positive-edge Triggered
Supply Voltage 0.8 - 3.6
View Details
5 suppliers
Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state - 74LVC574APW,118 - Nexperia B.V.
Specs
Flip-Flop Type D
Triggering Positive-edge Triggered
Supply Voltage 1.2V; 1.5V; 1.8V; 2.5V; 3V; 3.3V; 3.6V; 1.2 - 3.6
View Details
6 suppliers
Dual JK flip-flop with reset; negative-edge trigger - 74HC107PW,118 - Nexperia B.V.
Specs
Flip-Flop Type J-K
Triggering Negative-edge Triggered
Supply Voltage 2.5V; 3V; 3.3V; 3.6V; 5V; 2.0 - 6.0
View Details
5 suppliers
3.3 V 16-bit edge-triggered D-type flip-flop; 3-state - 74LVTH16374ADGG,18 - Nexperia B.V.
Specs
Flip-Flop Type D
Supply Voltage 3V; 3.3V; 3.6V; 2.7 - 3.6
Output Characteristics 3-State
View Details
4 suppliers