Microchip Technology, Inc. 1:6 LVPECL Fanout Buffer ZL40204

Description
The ZL40204 is an LVPECL clock fanout buffer with six output clock drivers capable of operating at frequencies up to 750MHz. Inputs to the ZL40204 are externally terminated to allow use of precision termination components and to allow full flexibility of input termination. The ZL40204 can accept DC coupled LVPECL or LVDS and AC coupled LVPECL, LVDS, CML or HCSL input signals; single ended input signals can also be accepted. A pin compatible device with internal termination is also available. The ZL40204 is designed to fan out low-jitter reference clocks for wired or optical communications applications while adding minimal jitter to the clock signal. An internal linear power supply regulator and bulk capacitors minimize additive jitter due to power supply noise. The device operates from 2.5V+/-5% or 3.3V+/-5% supply. Its operation is guaranteed over the industrial temperature range -40°C to +85°C. Additional Features Ultra low additive jitter of 38 fs RMS Accepts differential or single-ended input: LVPECL, LVDS, CML, HCSL, LVCMOS Six precision LVPECL outputs Operating frequency up to 750 MHz Option for 2.5 V or 3.3 V power supply with core current consumption of 110 mA On-chip Low Drop Out (LDO) Regulator for superior power supply rejection
Datasheet
Description
The ZL40204 is an LVPECL clock fanout buffer with six output clock drivers capable of operating at frequencies up to 750MHz. Inputs to the ZL40204 are externally terminated to allow use of precision termination components and to allow full flexibility of input termination. The ZL40204 can accept DC coupled LVPECL or LVDS and AC coupled LVPECL, LVDS, CML or HCSL input signals; single ended input signals can also be accepted. A pin compatible device with internal termination is also available. The ZL40204 is designed to fan out low-jitter reference clocks for wired or optical communications applications while adding minimal jitter to the clock signal. An internal linear power supply regulator and bulk capacitors minimize additive jitter due to power supply noise. The device operates from 2.5V+/-5% or 3.3V+/-5% supply. Its operation is guaranteed over the industrial temperature range -40°C to +85°C. Additional Features Ultra low additive jitter of 38 fs RMS Accepts differential or single-ended input: LVPECL, LVDS, CML, HCSL, LVCMOS Six precision LVPECL outputs Operating frequency up to 750 MHz Option for 2.5 V or 3.3 V power supply with core current consumption of 110 mA On-chip Low Drop Out (LDO) Regulator for superior power supply rejection
Datasheet

Suppliers

Company
Product
Description
Supplier Links
1:6 LVPECL Fanout Buffer - ZL40204 - Microchip Technology, Inc.
Chandler, AZ, United States
1:6 LVPECL Fanout Buffer
ZL40204
1:6 LVPECL Fanout Buffer ZL40204
The ZL40204 is an LVPECL clock fanout buffer with six output clock drivers capable of operating at frequencies up to 750MHz. Inputs to the ZL40204 are externally terminated to allow use of precision termination components and to allow full flexibility of input termination. The ZL40204 can accept DC coupled LVPECL or LVDS and AC coupled LVPECL, LVDS, CML or HCSL input signals; single ended input signals can also be accepted. A pin compatible device with internal termination is also available. The ZL40204 is designed to fan out low-jitter reference clocks for wired or optical communications applications while adding minimal jitter to the clock signal. An internal linear power supply regulator and bulk capacitors minimize additive jitter due to power supply noise. The device operates from 2.5V+/-5% or 3.3V+/-5% supply. Its operation is guaranteed over the industrial temperature range -40°C to +85°C. Additional Features Ultra low additive jitter of 38 fs RMS Accepts differential or single-ended input: LVPECL, LVDS, CML, HCSL, LVCMOS Six precision LVPECL outputs Operating frequency up to 750 MHz Option for 2.5 V or 3.3 V power supply with core current consumption of 110 mA On-chip Low Drop Out (LDO) Regulator for superior power supply rejection

The ZL40204 is an LVPECL clock fanout buffer with six output clock drivers capable of operating at frequencies up to 750MHz.

Inputs to the ZL40204 are externally terminated to allow use of precision termination components and to allow full flexibility of input termination. The ZL40204 can accept DC coupled LVPECL or LVDS and AC coupled LVPECL, LVDS, CML or HCSL input signals; single ended input signals can also be accepted. A pin compatible device with internal termination is also available.

The ZL40204 is designed to fan out low-jitter reference clocks for wired or optical communications applications while adding minimal jitter to the clock signal. An internal linear power supply regulator and bulk capacitors minimize additive jitter due to power supply noise. The device operates from 2.5V+/-5% or 3.3V+/-5% supply. Its operation is guaranteed over the industrial temperature range -40°C to +85°C.

Additional Features

  • Ultra low additive jitter of 38 fs RMS
  • Accepts differential or single-ended input: LVPECL, LVDS, CML, HCSL, LVCMOS
  • Six precision LVPECL outputs
  • Operating frequency up to 750 MHz
  • Option for 2.5 V or 3.3 V power supply with core current consumption of 110 mA
  • On-chip Low Drop Out (LDO) Regulator for superior power supply rejection
Supplier's Site Datasheet

Technical Specifications

  Microchip Technology, Inc.
Product Category Amplifier and Comparator Chips
Product Number ZL40204
Product Name 1:6 LVPECL Fanout Buffer
Package Type ['VQFN']
Unlock Full Specs
to access all available technical data

Similar Products

Isolating amplifiers - 857-411 - WAGO
Specs
Device Type Isolaltion Amplifiers
View Details
Linear - Amplifiers - Instrumentation, OP Amps, Buffer Amps - 5962-8851302HA - Lingto Electronic Limited
Specs
Device Type Instrumentation Amplifiers; J-FET
View Details
Analog - MTLT1007AQD8 - Micross Components, Inc.
Micross Components, Inc.
Specs
Device Type Operational Amplifiers
View Details
High-Performance Buffers - SiT92113AI - SiTime Corporation
Specs
Device Type Buffer
View Details