Microchip Technology, Inc. Switchtec PFX-I Fanout 64xG3 PCIe Switch PM8574

Description
The Switchtec PM8574 PFX-I PCIe Gen 3 fanout switc his the industry's highest density, lowest power, high reliability PCIe Base Specification 3.1-compliant switch supporting 64 lanes, 16 virtual switch partitions, 32 Non-Transparent Bridges (NTBs), hot- and surprise-plug controllers for each port, advanced error containment, and comprehensive diagnostics and debug capabilities. PFX-I switches operate over an extended industrial temperature range of –40 °C ambient to 105 °C junction. Additional Features Most flexible per port bifurcation in the industry Supports industrial temperature ranges -40°C (Ta) to +105°C (Tj) 64 lanes, 32 ports and 32 NTBs 16 virtual switch partitions for efficient use of system resources Advanced error containment and surprise-plug and unplug support to prevent system crashes Advanced diagnostics and debug features to identify, diagnose and fix problems Error Containment Advanced Error Reporting (AER) on all ports Downstream Port Containment (DPC) on all downstream ports Poisoned TLP blocking Completion Timeout Synthesis (CTS) to prevent an error state in an upstream host due to incomplete non-posted transactions Hot- and surprise-plug controllers per port GPIOs configurable for different cable/connector standards PCIe Interfaces Passive, managed, and optical cables SFF-8644, SFF-8643, SFF-8639, OCuLink, and other connectors SHPC-enabled slot and edge connectors Diagnostics and Debug Transaction Layer Packet (TLP) generator for testing and debugging of links and error handling Real-time eye capture Any-to-any port mirroring for debug purposes External loopback at PHY and TLP layers Errors, statistics, performance, and TLP latency counters Peripheral I/O Interfaces Up to 11 Two-Wire Interfaces (TWIs) with SMBus support Up to 2 SFF-8485-compliant SGPIO ports Up to 109 parallel GPIO pins Up to 4 UARTs JTAG and EJTAG interface High-speed I/O PCIe Gen 3 8 GT/s Supports PCIe-compliant link training and manual PHY configuration Power Management Active State Power Management (ASPM) Software controlled power management Chiplink Diagnostic Tools Extensive debug, diagnostics, configuration, and analysis tools with an intuitive GUI Access to configuration data, management capabilities, and signal integrity analysis tools (such as real-time eye capture) Connects to device over in-band PCIe or sideband signals (UART, TWI, and EJTAG) Evaluation Kit PM5461-KIT—PSX/PFX 96/80/64xG3, 1-Slot, 16 HD Evaluation Kit
Description
The Switchtec PM8574 PFX-I PCIe Gen 3 fanout switc his the industry's highest density, lowest power, high reliability PCIe Base Specification 3.1-compliant switch supporting 64 lanes, 16 virtual switch partitions, 32 Non-Transparent Bridges (NTBs), hot- and surprise-plug controllers for each port, advanced error containment, and comprehensive diagnostics and debug capabilities. PFX-I switches operate over an extended industrial temperature range of –40 °C ambient to 105 °C junction. Additional Features Most flexible per port bifurcation in the industry Supports industrial temperature ranges -40°C (Ta) to +105°C (Tj) 64 lanes, 32 ports and 32 NTBs 16 virtual switch partitions for efficient use of system resources Advanced error containment and surprise-plug and unplug support to prevent system crashes Advanced diagnostics and debug features to identify, diagnose and fix problems Error Containment Advanced Error Reporting (AER) on all ports Downstream Port Containment (DPC) on all downstream ports Poisoned TLP blocking Completion Timeout Synthesis (CTS) to prevent an error state in an upstream host due to incomplete non-posted transactions Hot- and surprise-plug controllers per port GPIOs configurable for different cable/connector standards PCIe Interfaces Passive, managed, and optical cables SFF-8644, SFF-8643, SFF-8639, OCuLink, and other connectors SHPC-enabled slot and edge connectors Diagnostics and Debug Transaction Layer Packet (TLP) generator for testing and debugging of links and error handling Real-time eye capture Any-to-any port mirroring for debug purposes External loopback at PHY and TLP layers Errors, statistics, performance, and TLP latency counters Peripheral I/O Interfaces Up to 11 Two-Wire Interfaces (TWIs) with SMBus support Up to 2 SFF-8485-compliant SGPIO ports Up to 109 parallel GPIO pins Up to 4 UARTs JTAG and EJTAG interface High-speed I/O PCIe Gen 3 8 GT/s Supports PCIe-compliant link training and manual PHY configuration Power Management Active State Power Management (ASPM) Software controlled power management Chiplink Diagnostic Tools Extensive debug, diagnostics, configuration, and analysis tools with an intuitive GUI Access to configuration data, management capabilities, and signal integrity analysis tools (such as real-time eye capture) Connects to device over in-band PCIe or sideband signals (UART, TWI, and EJTAG) Evaluation Kit PM5461-KIT—PSX/PFX 96/80/64xG3, 1-Slot, 16 HD Evaluation Kit

Suppliers

Company
Product
Description
Supplier Links
Switchtec PFX-I Fanout 64xG3 PCIe Switch - PM8574 - Microchip Technology, Inc.
Chandler, AZ, United States
Switchtec PFX-I Fanout 64xG3 PCIe Switch
PM8574
Switchtec PFX-I Fanout 64xG3 PCIe Switch PM8574
The Switchtec PM8574 PFX-I PCIe Gen 3 fanout switc his the industry's highest density, lowest power, high reliability PCIe Base Specification 3.1-compliant switch supporting 64 lanes, 16 virtual switch partitions, 32 Non-Transparent Bridges (NTBs), hot- and surprise-plug controllers for each port, advanced error containment, and comprehensive diagnostics and debug capabilities. PFX-I switches operate over an extended industrial temperature range of –40 °C ambient to 105 °C junction. Additional Features Most flexible per port bifurcation in the industry Supports industrial temperature ranges -40°C (Ta) to +105°C (Tj) 64 lanes, 32 ports and 32 NTBs 16 virtual switch partitions for efficient use of system resources Advanced error containment and surprise-plug and unplug support to prevent system crashes Advanced diagnostics and debug features to identify, diagnose and fix problems Error Containment Advanced Error Reporting (AER) on all ports Downstream Port Containment (DPC) on all downstream ports Poisoned TLP blocking Completion Timeout Synthesis (CTS) to prevent an error state in an upstream host due to incomplete non-posted transactions Hot- and surprise-plug controllers per port GPIOs configurable for different cable/connector standards PCIe Interfaces Passive, managed, and optical cables SFF-8644, SFF-8643, SFF-8639, OCuLink, and other connectors SHPC-enabled slot and edge connectors Diagnostics and Debug Transaction Layer Packet (TLP) generator for testing and debugging of links and error handling Real-time eye capture Any-to-any port mirroring for debug purposes External loopback at PHY and TLP layers Errors, statistics, performance, and TLP latency counters Peripheral I/O Interfaces Up to 11 Two-Wire Interfaces (TWIs) with SMBus support Up to 2 SFF-8485-compliant SGPIO ports Up to 109 parallel GPIO pins Up to 4 UARTs JTAG and EJTAG interface High-speed I/O PCIe Gen 3 8 GT/s Supports PCIe-compliant link training and manual PHY configuration Power Management Active State Power Management (ASPM) Software controlled power management Chiplink Diagnostic Tools Extensive debug, diagnostics, configuration, and analysis tools with an intuitive GUI Access to configuration data, management capabilities, and signal integrity analysis tools (such as real-time eye capture) Connects to device over in-band PCIe or sideband signals (UART, TWI, and EJTAG) Evaluation Kit PM5461-KIT—PSX/PFX 96/80/64xG3, 1-Slot, 16 HD Evaluation Kit

The Switchtec PM8574 PFX-I PCIe Gen 3 fanout switc his the industry's highest density, lowest power, high reliability PCIe Base Specification 3.1-compliant switch supporting 64 lanes, 16 virtual switch partitions, 32 Non-Transparent Bridges (NTBs), hot- and surprise-plug controllers for each port, advanced error containment, and comprehensive diagnostics and debug capabilities. PFX-I switches operate over an extended industrial temperature range of –40 °C ambient to 105 °C junction.

Additional Features

  • Most flexible per port bifurcation in the industry
  • Supports industrial temperature ranges -40°C (Ta) to +105°C (Tj)
  • 64 lanes, 32 ports and 32 NTBs
  • 16 virtual switch partitions for efficient use of system resources
  • Advanced error containment and surprise-plug and unplug support to prevent system crashes
  • Advanced diagnostics and debug features to identify, diagnose and fix problems
  • Error Containment
    • Advanced Error Reporting (AER) on all ports
    • Downstream Port Containment (DPC) on all downstream ports
    • Poisoned TLP blocking
    • Completion Timeout Synthesis (CTS) to prevent an error state in an upstream host due to incomplete non-posted transactions
    • Hot- and surprise-plug controllers per port
    • GPIOs configurable for different cable/connector standards
  • PCIe Interfaces
    • Passive, managed, and optical cables
    • SFF-8644, SFF-8643, SFF-8639, OCuLink, and other connectors
    • SHPC-enabled slot and edge connectors
  • Diagnostics and Debug
    • Transaction Layer Packet (TLP) generator for testing and debugging of links and error handling
    • Real-time eye capture
    • Any-to-any port mirroring for debug purposes
    • External loopback at PHY and TLP layers
    • Errors, statistics, performance, and TLP latency counters
  • Peripheral I/O Interfaces
    • Up to 11 Two-Wire Interfaces (TWIs) with SMBus support
    • Up to 2 SFF-8485-compliant SGPIO ports
    • Up to 109 parallel GPIO pins
    • Up to 4 UARTs
    • JTAG and EJTAG interface
  • High-speed I/O
    • PCIe Gen 3 8 GT/s
    • Supports PCIe-compliant link training and manual PHY configuration
  • Power Management
    • Active State Power Management (ASPM)
    • Software controlled power management
  • Chiplink Diagnostic Tools
    • Extensive debug, diagnostics, configuration, and analysis tools with an intuitive GUI
    • Access to configuration data, management capabilities, and signal integrity analysis tools (such as real-time eye capture)
    • Connects to device over in-band PCIe or sideband signals (UART, TWI, and EJTAG)
  • Evaluation Kit
    • PM5461-KIT—PSX/PFX 96/80/64xG3, 1-Slot, 16 HD Evaluation Kit
Supplier's Site

Technical Specifications

  Microchip Technology, Inc.
Product Category CompactPCI Switches and PXI Switches
Product Number PM8574
Product Name Switchtec PFX-I Fanout 64xG3 PCIe Switch
Unlock Full Specs
to access all available technical data