Lansdale Semiconductor, Inc. 1-of-8 Decoder w/ 2 Enable Inputs 10562/E,F

Description
The 10500/10100 series of emitter-coupled logic is the fastest logic technology available for practical use. A conventional planar process is used for the 10K ECL series with a density of about ten gates per mm2 and a delay of 2 ns per gate.
Description
The 10500/10100 series of emitter-coupled logic is the fastest logic technology available for practical use. A conventional planar process is used for the 10K ECL series with a density of about ten gates per mm2 and a delay of 2 ns per gate.

Suppliers

Company
Product
Description
Supplier Links
1-of-8 Decoder w/ 2 Enable Inputs - 10562/E,F - Lansdale Semiconductor, Inc.
Phoenix, AZ, USA
1-of-8 Decoder w/ 2 Enable Inputs
10562/E,F
1-of-8 Decoder w/ 2 Enable Inputs 10562/E,F
The 10500/10100 series of emitter-coupled logic is the fastest logic technology available for practical use. A conventional planar process is used for the 10K ECL series with a density of about ten gates per mm2 and a delay of 2 ns per gate.

The 10500/10100 series of emitter-coupled logic is the fastest logic technology available for practical use. A conventional planar process is used for the 10K ECL series with a density of about ten gates per mm2 and a delay of 2 ns per gate.

Technical Specifications

  Lansdale Semiconductor, Inc.
Product Category Logic Decoders and Demultiplexers
Product Number 10562/E,F
Product Name 1-of-8 Decoder w/ 2 Enable Inputs
Function Decoder
Input Lines 2
Supply Voltage (-8) VDC
Package Type DIP (optional feature); Lead Flat Pack
Unlock Full Specs
to access all available technical data

Similar Products

 - MM74HC154J - Rochester Electronics
Rochester Electronics
Specs
Function Decoder; Demultiplexer
Input Lines 0ther; 16 line
Output Lines Other; 16 line
View Details
Specs
Supply Voltage 1.2V ~ 3.6V
Package Type SSOP
Operating Temperature -40 to 125 C (-40 to 257 F)
View Details
CD4028B CMOS BCD-to-Decimal or Binary-to-Octal Decoders/Drivers - CD4028BNSRG4 - Texas Instruments
Specs
Function Decoder
Input Lines 4
Output Lines 10
View Details