IPC International, Inc. Performance Standard for Construction of Flip Chip and Chip Scale Bumps J-STD-028

Description
DESCRIPTION This standard establishes construction detail requirements for bumps and other terminal structures used for Flip Chip Scale carriers. The specific standards for different terminations are appropriately matched to a particular interconnection process and include such diverse terminations as solder bumps, columns, non-melting stand-offs and conductive polymer deposits. The document articulates a set of designations and expectations for product performance for the manufacturer and the user of flip chip or chip scale devices. Recommendations are provided to implement the best commercial practices and evolving process improvements. Developed by IPC and EIA. 36 Pages. Released August 1999.
Description
DESCRIPTION This standard establishes construction detail requirements for bumps and other terminal structures used for Flip Chip Scale carriers. The specific standards for different terminations are appropriately matched to a particular interconnection process and include such diverse terminations as solder bumps, columns, non-melting stand-offs and conductive polymer deposits. The document articulates a set of designations and expectations for product performance for the manufacturer and the user of flip chip or chip scale devices. Recommendations are provided to implement the best commercial practices and evolving process improvements. Developed by IPC and EIA. 36 Pages. Released August 1999.

Suppliers

Company
Product
Description
Supplier Links
Performance Standard for Construction of Flip Chip and Chip Scale Bumps - J-STD-028 - IPC International, Inc.
Bannockburn, IL, United States
Performance Standard for Construction of Flip Chip and Chip Scale Bumps
J-STD-028
Performance Standard for Construction of Flip Chip and Chip Scale Bumps J-STD-028
DESCRIPTION This standard establishes construction detail requirements for bumps and other terminal structures used for Flip Chip Scale carriers. The specific standards for different terminations are appropriately matched to a particular interconnection process and include such diverse terminations as solder bumps, columns, non-melting stand-offs and conductive polymer deposits. The document articulates a set of designations and expectations for product performance for the manufacturer and the user of flip chip or chip scale devices. Recommendations are provided to implement the best commercial practices and evolving process improvements. Developed by IPC and EIA. 36 Pages. Released August 1999.

DESCRIPTION
This standard establishes construction detail requirements for bumps and other terminal structures used for Flip Chip Scale carriers. The specific standards for different terminations are appropriately matched to a particular interconnection process and include such diverse terminations as solder bumps, columns, non-melting stand-offs and conductive polymer deposits. The document articulates a set of designations and expectations for product performance for the manufacturer and the user of flip chip or chip scale devices. Recommendations are provided to implement the best commercial practices and evolving process improvements. Developed by IPC and EIA. 36 Pages. Released August 1999.

Supplier's Site

Technical Specifications

  IPC International, Inc.
Product Category Standards and Technical Documents
Product Number J-STD-028
Product Name Performance Standard for Construction of Flip Chip and Chip Scale Bumps
Unlock Full Specs
to access all available technical data

Similar Products