Integrated Device Technology Low Skew, 1/2,3.3V LVPECL /ECLClock Generator 87322BYILF

Description
The 87322BI is a low skew, ÷1/÷2 3.3V LVPECL / ECL Clock Generator. Using multiplexed/redundan t clock inputs the 87322BI is designed to translate most differential signal levels to LVPECL / ECL levels. The CLK_SEL input selects between CLK0 , nCLK0 and CLK1 , nCLK1 as the active input. The divide select inputs, DIV_SELA, DIV_SELB, DIV_SELC, DIV_SELD, control the output frequency of each bank. The outputs can be utilized in the ÷1, ÷2 or a combination of ÷1 and ÷2 modes. The master reset input can be used to reset the internal dividers and disable the clock outputs. Disabled outputs QAx, QBx, QCx and QDx will be forced low. Disabled outputs nQAx, nQBx, nQCx and nQDx will be forced high. The 87322BI is characterized across the industrial temperature range and over the supply voltage range of 3V to 3.8V for LVPECL and -3.8V to -3V for LVECL / ECL . Guaranteed output and part to part skew characteristics make the 87322BI an excellent choice for clock generator and clock distribution applications demanding well defined performance and repeatability.
Datasheet
Description
The 87322BI is a low skew, ÷1/÷2 3.3V LVPECL / ECL Clock Generator. Using multiplexed/redundan t clock inputs the 87322BI is designed to translate most differential signal levels to LVPECL / ECL levels. The CLK_SEL input selects between CLK0 , nCLK0 and CLK1 , nCLK1 as the active input. The divide select inputs, DIV_SELA, DIV_SELB, DIV_SELC, DIV_SELD, control the output frequency of each bank. The outputs can be utilized in the ÷1, ÷2 or a combination of ÷1 and ÷2 modes. The master reset input can be used to reset the internal dividers and disable the clock outputs. Disabled outputs QAx, QBx, QCx and QDx will be forced low. Disabled outputs nQAx, nQBx, nQCx and nQDx will be forced high. The 87322BI is characterized across the industrial temperature range and over the supply voltage range of 3V to 3.8V for LVPECL and -3.8V to -3V for LVECL / ECL . Guaranteed output and part to part skew characteristics make the 87322BI an excellent choice for clock generator and clock distribution applications demanding well defined performance and repeatability.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
Low Skew, 1/2,3.3V LVPECL /ECLClock Generator - 87322BYILF - Integrated Device Technology
San Jose, CA, USA
Low Skew, 1/2,3.3V LVPECL /ECLClock Generator
87322BYILF
Low Skew, 1/2,3.3V LVPECL /ECLClock Generator 87322BYILF
The 87322BI is a low skew, ÷1/÷2 3.3V LVPECL / ECL Clock Generator. Using multiplexed/redundan t clock inputs the 87322BI is designed to translate most differential signal levels to LVPECL / ECL levels. The CLK_SEL input selects between CLK0 , nCLK0 and CLK1 , nCLK1 as the active input. The divide select inputs, DIV_SELA, DIV_SELB, DIV_SELC, DIV_SELD, control the output frequency of each bank. The outputs can be utilized in the ÷1, ÷2 or a combination of ÷1 and ÷2 modes. The master reset input can be used to reset the internal dividers and disable the clock outputs. Disabled outputs QAx, QBx, QCx and QDx will be forced low. Disabled outputs nQAx, nQBx, nQCx and nQDx will be forced high. The 87322BI is characterized across the industrial temperature range and over the supply voltage range of 3V to 3.8V for LVPECL and -3.8V to -3V for LVECL / ECL . Guaranteed output and part to part skew characteristics make the 87322BI an excellent choice for clock generator and clock distribution applications demanding well defined performance and repeatability.

The 87322BI is a low skew, ÷1/÷2 3.3V LVPECL / ECL Clock Generator. Using multiplexed/redundant clock inputs the 87322BI is designed to translate most differential signal levels to LVPECL / ECL levels. The CLK_SEL input selects between CLK0 , nCLK0 and CLK1 , nCLK1 as the active input. The divide select inputs, DIV_SELA, DIV_SELB, DIV_SELC, DIV_SELD, control the output frequency of each bank. The outputs can be utilized in the ÷1, ÷2 or a combination of ÷1 and ÷2 modes. The master reset input can be used to reset the internal dividers and disable the clock outputs. Disabled outputs QAx, QBx, QCx and QDx will be forced low. Disabled outputs nQAx, nQBx, nQCx and nQDx will be forced high. The 87322BI is characterized across the industrial temperature range and over the supply voltage range of 3V to 3.8V for LVPECL and -3.8V to -3V for LVECL / ECL . Guaranteed output and part to part skew characteristics make the 87322BI an excellent choice for clock generator and clock distribution applications demanding well defined performance and repeatability.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category IC Clocks
Product Number 87322BYILF
Product Name Low Skew, 1/2,3.3V LVPECL /ECLClock Generator
Device Type Clock Generator
Bus Interface ECL; LVPECL; LVPECL
Package Type Surface Mount; TQFP
Supply Voltage 3.3 volts
Unlock Full Specs
to access all available technical data

Similar Products

Clock Synthesizers - 412933 - RS Components, Ltd.
RS Components, Ltd.
Specs
Device Type Real Time Clock; Clock Driver
Bus Interface CMOS; CMOS
Package Type SSOP; Ssop
View Details
CDC328A 1-To-6 Clock Driver With Selectable Polarity - CDC328AD - Texas Instruments
Specs
Device Type Clock Driver
Bus Interface TTL; TTL
Package Type SOIC,SSOP
View Details
4 suppliers
Real Time Clocks - 50-ECS-RTC-SOP8-5101A-TRCT-ND - DigiKey
Specs
Device Type Real Time Clock
Package Type Surface Mount; SOIC; "8-SOIC (0.154"", 3.90mm Width)"
Supply Voltage 1.6 to 5.5 volts
View Details
3 suppliers
Clock/Timing - Clock Generators, PLLs, Frequency Synthesizers - SI51210-B13050-GM - Lingto Electronic Limited
Specs
Device Type Clock Generator
View Details
2 suppliers