Integrated Device Technology 2K x 9 DualAsync FIFO, 3.3V 72V83L20PAGI8

Description
The 72V83 is a dual- FIFO memory that loads and empties data on a first-in/first-out basis. It utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This is useful in data communications applications where a parity bit is needed for transmission/recepti on error checking. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.
Datasheet
Description
The 72V83 is a dual- FIFO memory that loads and empties data on a first-in/first-out basis. It utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This is useful in data communications applications where a parity bit is needed for transmission/recepti on error checking. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
2K x 9 DualAsync FIFO, 3.3V - 72V83L20PAGI8 - Integrated Device Technology
San Jose, CA, USA
2K x 9 DualAsync FIFO, 3.3V
72V83L20PAGI8
2K x 9 DualAsync FIFO, 3.3V 72V83L20PAGI8
The 72V83 is a dual- FIFO memory that loads and empties data on a first-in/first-out basis. It utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This is useful in data communications applications where a parity bit is needed for transmission/recepti on error checking. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.

The 72V83 is a dual- FIFO memory that loads and empties data on a first-in/first-out basis. It utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This is useful in data communications applications where a parity bit is needed for transmission/reception error checking. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 72V83L20PAGI8
Product Name 2K x 9 DualAsync FIFO, 3.3V
Memory Category FIFO
Logic Family TTL
Access Time 20 ns
Operating Temperature -40 to 85 C (-40 to 185 F)
Density 18 kbits
Unlock Full Specs
to access all available technical data

Similar Products

Memory - AS8FLC1M32A - Micross Components, Inc.
Micross Components, Inc.
Specs
Memory Category FLASH
Access Time 70 to 120 ns
Operating Temperature -55 to 125 C (-67 to 257 F)
View Details
Logic - Logic - FIFOs Memory - CD54HCT40105F3A - 1160037-CD54HCT40105F3A - Win Source Electronics
Specs
Memory Category FIFO
View Details
2 suppliers
Memory - 71256SA15PZG - Lingto Electronic Limited
Rochester Electronics
Specs
Memory Category SRAM; SRAM Chip
Access Time 15 ns
Density 256 kbits
View Details
Memory - 589286-003-00 - Quarktwin Technology Ltd.
Infineon Technologies AG
View Details
2 suppliers