Integrated Device Technology 2K x 9 DualAsync FIFO, 3.3V 72V83L20PAGI8

Description
The 72V83 is a dual- FIFO memory that loads and empties data on a first-in/first-out basis. It utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This is useful in data communications applications where a parity bit is needed for transmission/recepti on error checking. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.
Datasheet
Description
The 72V83 is a dual- FIFO memory that loads and empties data on a first-in/first-out basis. It utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This is useful in data communications applications where a parity bit is needed for transmission/recepti on error checking. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
2K x 9 DualAsync FIFO, 3.3V - 72V83L20PAGI8 - Integrated Device Technology
San Jose, CA, USA
2K x 9 DualAsync FIFO, 3.3V
72V83L20PAGI8
2K x 9 DualAsync FIFO, 3.3V 72V83L20PAGI8
The 72V83 is a dual- FIFO memory that loads and empties data on a first-in/first-out basis. It utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This is useful in data communications applications where a parity bit is needed for transmission/recepti on error checking. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.

The 72V83 is a dual- FIFO memory that loads and empties data on a first-in/first-out basis. It utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This is useful in data communications applications where a parity bit is needed for transmission/reception error checking. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 72V83L20PAGI8
Product Name 2K x 9 DualAsync FIFO, 3.3V
Memory Category FIFO
Logic Family TTL
Access Time 20 ns
Operating Temperature -40 to 85 C (-40 to 185 F)
Density 18 kbits
Unlock Full Specs
to access all available technical data

Similar Products

SN74V225 1024 x 18 Synchronous FIFO Memory - SN74V225-7PAG - Texas Instruments
Specs
Memory Category FIFO
Package Type TQFP
View Details
6 suppliers
Memory - 5962-9232404MYA - Lingto Electronic Limited
Rochester Electronics
Specs
Memory Category NVSRAM; SRAM Chip
Access Time 55 ns
Density 64 kbits
View Details
Memory - MYX4DD3K128M64PBG2 - Micross Components, Inc.
Micross Components, Inc.
Specs
Memory Category DDR3
Operating Temperature -55 to 125 C (-67 to 257 F)
Density 1024000 kbits
View Details