Integrated Device Technology 16Q x36 1M Multi-Queue, 3.3V 72V51446L7-5BB8

Description
The 72V51446 multi-queue flow-control device is a single chip within which between 1 and 16 discrete FIFO queues can be setup. All queues within the device have common data input bus, (write port) and a common data output bus, (read port). Data written into the write port is directed to a respective queue via an internal de-multiplex operation, addressed by the user. Data read from the read port is accessed from a respective queue via an internal multiplex operation, addressed by the user.
Datasheet
Description
The 72V51446 multi-queue flow-control device is a single chip within which between 1 and 16 discrete FIFO queues can be setup. All queues within the device have common data input bus, (write port) and a common data output bus, (read port). Data written into the write port is directed to a respective queue via an internal de-multiplex operation, addressed by the user. Data read from the read port is accessed from a respective queue via an internal multiplex operation, addressed by the user.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
16Q x36 1M Multi-Queue, 3.3V - 72V51446L7-5BB8 - Integrated Device Technology
San Jose, CA, USA
16Q x36 1M Multi-Queue, 3.3V
72V51446L7-5BB8
16Q x36 1M Multi-Queue, 3.3V 72V51446L7-5BB8
The 72V51446 multi-queue flow-control device is a single chip within which between 1 and 16 discrete FIFO queues can be setup. All queues within the device have common data input bus, (write port) and a common data output bus, (read port). Data written into the write port is directed to a respective queue via an internal de-multiplex operation, addressed by the user. Data read from the read port is accessed from a respective queue via an internal multiplex operation, addressed by the user.

The 72V51446 multi-queue flow-control device is a single chip within which between 1 and 16 discrete FIFO queues can be setup. All queues within the device have common data input bus, (write port) and a common data output bus, (read port). Data written into the write port is directed to a respective queue via an internal de-multiplex operation, addressed by the user. Data read from the read port is accessed from a respective queue via an internal multiplex operation, addressed by the user.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 72V51446L7-5BB8
Product Name 16Q x36 1M Multi-Queue, 3.3V
Memory Category FIFO
Logic Family TTL
Data Rate 133 MHz
Operating Temperature 0 to 70 C (32 to 158 F)
Density 1024 kbits
Unlock Full Specs
to access all available technical data

Similar Products

SN54ABT7819 512 x 18 x 2 Synchronous Bidirectional FIFO Memory - 5962-9470401QXA - Texas Instruments
Specs
Memory Category FIFO
Package Type CPGA
View Details
3 suppliers
SDRAM - 2420770P - RS Components, Ltd.
RS Components, Ltd.
Specs
Memory Category DRAM Chip
Access Time 20 ns
Number of Words 128000 k
View Details
Memory - 8 925 904 553 XF - Lingto Electronic Limited
Infineon Technologies AG
View Details
2 suppliers