Integrated Device Technology 16Q x18 1M Multi-Queue, 3.3V 72V51443L7-5BB

Description
The 72V51443 multi-queue flow-control device is a single chip within which between 1 and 16 discrete FIFO queues can be setup. All queues within the device have common data input bus, (write port) and a common data output bus, (read port). Data written into the write port is directed to a respective queue via an internal de-multiplex operation, addressed by the user. Data read from the read port is accessed from a respective queue via an internal multiplex operation, addressed by the user.
Datasheet
Description
The 72V51443 multi-queue flow-control device is a single chip within which between 1 and 16 discrete FIFO queues can be setup. All queues within the device have common data input bus, (write port) and a common data output bus, (read port). Data written into the write port is directed to a respective queue via an internal de-multiplex operation, addressed by the user. Data read from the read port is accessed from a respective queue via an internal multiplex operation, addressed by the user.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
16Q x18 1M Multi-Queue, 3.3V - 72V51443L7-5BB - Integrated Device Technology
San Jose, CA, USA
16Q x18 1M Multi-Queue, 3.3V
72V51443L7-5BB
16Q x18 1M Multi-Queue, 3.3V 72V51443L7-5BB
The 72V51443 multi-queue flow-control device is a single chip within which between 1 and 16 discrete FIFO queues can be setup. All queues within the device have common data input bus, (write port) and a common data output bus, (read port). Data written into the write port is directed to a respective queue via an internal de-multiplex operation, addressed by the user. Data read from the read port is accessed from a respective queue via an internal multiplex operation, addressed by the user.

The 72V51443 multi-queue flow-control device is a single chip within which between 1 and 16 discrete FIFO queues can be setup. All queues within the device have common data input bus, (write port) and a common data output bus, (read port). Data written into the write port is directed to a respective queue via an internal de-multiplex operation, addressed by the user. Data read from the read port is accessed from a respective queue via an internal multiplex operation, addressed by the user.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 72V51443L7-5BB
Product Name 16Q x18 1M Multi-Queue, 3.3V
Memory Category FIFO
Logic Family TTL
Data Rate 133 MHz
Operating Temperature 0 to 70 C (32 to 158 F)
Density 1024 kbits
Unlock Full Specs
to access all available technical data

Similar Products

 - 27S191AJC - Rochester Electronics
Rochester Electronics
Specs
Memory Category PROM
Package Type PLCC; PLCC28
View Details
4 suppliers
Memory - 2220533 - Lingto Electronic Limited
Infineon Technologies AG
View Details
2 suppliers
SN74V273 16384 x 18 Synchronous FIFO Memory - SN74V273-6PZA - Texas Instruments
Specs
Memory Category FIFO
Package Type LQFP
View Details
5 suppliers
Memory - AS5C4009 - Micross Components, Inc.
Micross Components, Inc.
Specs
Memory Category SRAM; SRAM Chip
Access Time 55 ns
Operating Temperature -55 to 125 C (-67 to 257 F)
View Details