Integrated Device Technology 4Q x18 2M Multi-Queue, 3.3V 72V51253L7-5BBI

Description
The 72V51253 multi-queue flow-control device is a single chip within which between 1 and 4 discrete FIFO queues can be setup. All queues within the device have common data input bus, (write port) and a common data output bus, (read port). Data written into the write port is directed to a respective queue via an internal de-multiplex operation, addressed by the user. Data read from the read port is accessed from a respective queue via an internal multiplex operation, addressed by the user.
Datasheet
Description
The 72V51253 multi-queue flow-control device is a single chip within which between 1 and 4 discrete FIFO queues can be setup. All queues within the device have common data input bus, (write port) and a common data output bus, (read port). Data written into the write port is directed to a respective queue via an internal de-multiplex operation, addressed by the user. Data read from the read port is accessed from a respective queue via an internal multiplex operation, addressed by the user.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
4Q x18 2M Multi-Queue, 3.3V - 72V51253L7-5BBI - Integrated Device Technology
San Jose, CA, USA
4Q x18 2M Multi-Queue, 3.3V
72V51253L7-5BBI
4Q x18 2M Multi-Queue, 3.3V 72V51253L7-5BBI
The 72V51253 multi-queue flow-control device is a single chip within which between 1 and 4 discrete FIFO queues can be setup. All queues within the device have common data input bus, (write port) and a common data output bus, (read port). Data written into the write port is directed to a respective queue via an internal de-multiplex operation, addressed by the user. Data read from the read port is accessed from a respective queue via an internal multiplex operation, addressed by the user.

The 72V51253 multi-queue flow-control device is a single chip within which between 1 and 4 discrete FIFO queues can be setup. All queues within the device have common data input bus, (write port) and a common data output bus, (read port). Data written into the write port is directed to a respective queue via an internal de-multiplex operation, addressed by the user. Data read from the read port is accessed from a respective queue via an internal multiplex operation, addressed by the user.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 72V51253L7-5BBI
Product Name 4Q x18 2M Multi-Queue, 3.3V
Memory Category FIFO
Logic Family TTL
Data Rate 133 MHz
Operating Temperature -40 to 85 C (-40 to 185 F)
Density 2048 kbits
Unlock Full Specs
to access all available technical data

Similar Products

SN74ACT2228 256 x 1 x 2 dual independent synchronous FIFO memories - SN74ACT2228DWR - Texas Instruments
Specs
Memory Category FIFO
Package Type SOIC
View Details
5 suppliers
SDRAM - 2420777 - RS Components, Ltd.
RS Components, Ltd.
Specs
Memory Category DRAM Chip
Access Time 0.4000 ns
Number of Words 64000 k
View Details
Memory - 28503869 A - Lingto Electronic Limited
Infineon Technologies AG
View Details
2 suppliers