Integrated Device Technology 4Q x18 2M Multi-Queue, 3.3V 72V51253L6BB

Description
The 72V51253 multi-queue flow-control device is a single chip within which between 1 and 4 discrete FIFO queues can be setup. All queues within the device have common data input bus, (write port) and a common data output bus, (read port). Data written into the write port is directed to a respective queue via an internal de-multiplex operation, addressed by the user. Data read from the read port is accessed from a respective queue via an internal multiplex operation, addressed by the user.
Datasheet
Description
The 72V51253 multi-queue flow-control device is a single chip within which between 1 and 4 discrete FIFO queues can be setup. All queues within the device have common data input bus, (write port) and a common data output bus, (read port). Data written into the write port is directed to a respective queue via an internal de-multiplex operation, addressed by the user. Data read from the read port is accessed from a respective queue via an internal multiplex operation, addressed by the user.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
4Q x18 2M Multi-Queue, 3.3V - 72V51253L6BB - Integrated Device Technology
San Jose, CA, USA
4Q x18 2M Multi-Queue, 3.3V
72V51253L6BB
4Q x18 2M Multi-Queue, 3.3V 72V51253L6BB
The 72V51253 multi-queue flow-control device is a single chip within which between 1 and 4 discrete FIFO queues can be setup. All queues within the device have common data input bus, (write port) and a common data output bus, (read port). Data written into the write port is directed to a respective queue via an internal de-multiplex operation, addressed by the user. Data read from the read port is accessed from a respective queue via an internal multiplex operation, addressed by the user.

The 72V51253 multi-queue flow-control device is a single chip within which between 1 and 4 discrete FIFO queues can be setup. All queues within the device have common data input bus, (write port) and a common data output bus, (read port). Data written into the write port is directed to a respective queue via an internal de-multiplex operation, addressed by the user. Data read from the read port is accessed from a respective queue via an internal multiplex operation, addressed by the user.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 72V51253L6BB
Product Name 4Q x18 2M Multi-Queue, 3.3V
Memory Category FIFO
Logic Family TTL
Data Rate 166 MHz
Operating Temperature 0 to 70 C (32 to 158 F)
Density 2048 kbits
Unlock Full Specs
to access all available technical data

Similar Products

SN74V245 4096 x 18 Synchronous FIFO Memory - SN74V245-20PAG - Texas Instruments
Specs
Memory Category FIFO
Package Type TQFP
View Details
6 suppliers
Memory - 2385263 - Quarktwin Technology Ltd.
Infineon Technologies AG
View Details
Flash Memory - 1712222P - RS Components, Ltd.
RS Components, Ltd.
Specs
Memory Category Flash
Density 1024000 kbits
Package Type SOIC; SOIC
View Details
Memory - AS5C512K8 - Micross Components, Inc.
Micross Components, Inc.
Specs
Memory Category SRAM; SRAM Chip
Access Time 12 ns
Operating Temperature -55 to 125 C (-67 to 257 F)
View Details